		ANALO	G ELECTRONICS			
[As per Choice Based Credit System (CBCS) scheme]						
SEMESTER – III						
Subject Code		14XXX32	IA Marks	20		
Number	of	04	Exam Marks	80		
Lecture						
Hours/Week						
Total Number	of	50	Exam Hours	03		
Lecture Hours						
	CREDITS – 04					

**Course objectives:** This course will enable students to:

- Recall and Explain various BJT parameters, connections and configurations.
- Explain and Demonstrate BJT Amplifier, Hybrid Equivalent and Hybrid  $\pi$  Models.
- Recall and Explain construction and characteristics of JFETs and MOSFETs.
- Explain various types of FET biasing, and Demonstrate use of FET amplifiers.
- Demonstrate and Construct Frequency response of BJT and FET amplifiers at various frequencies.
- Define, Demonstrate and Analyze Power amplifier circuits in different modes of operation.
- Demonstrate and Apply Feedback and Oscillator circuits using FET.

Modules	Teaching	Revised Bloom's
	Hours	Taxonomy
		(RBT)
		Level
Module -1		
BJT AC Analysis	10 Hours	L1, L2
BJT modeling, r <sub>e</sub> transistor model: Common Emitter		
Configuration, Voltage-Divider Bias, CE Emitter-Bias		
Configuration (Excluding Pspice Analysis), Emitter Follower		
Configuration, Determining Current Gain, Effect of $R_L$ and		
Rs, Cascaded Systems, RC- Coupled BJ1 Amplifier,		
Cascode Connection, Darington Connection. The Hydrid		
Equivalent Model, Approximate Hybrid Equivalent Circuit-		
Complete Hybrid Equivalent Model Hybrid & Model		
Relevant problems		
Module -2		
Field – Effect Transistors	10 Hours	L1. L2
	10 110410	,
Introduction, Construction and Characteristics of JFETs,		
Transfer Characteristics- Derivation, Applying Schokley's		
Equation, Depletion Type MOSFET: Basic Construction,		
Basic Operation and Characteristics, P-Channel Depletion		
Type MOSFET and Symbols, Enhancement Type MOSFET-		
Basic Construction, Basic Operation and Characteristics, P-		
Channel Enhancement Type MOSFET and Symbols, CMOS.		
Relevant problems.		
FET Biasing		
Introduction, Fixed-Bias Configuration, Self-Bias		
Configuration, Voltage-Divider Biasing. Relevant problems.		

FET Amplifiers	10 Hours	L1, L2, L3
Introduction, JFET Small Signal Model, JFET AC equivalent		
Circuit, Fixed- Bias Configuration, Self-Bias Configuration		
(Excluding Pspice Analysis), Voltage-Divider Configuration,		
Source Follower Configuration. Relevant problems.		
BJT and JFET Frequency Response		
General Frequency Considerations, Low Frequency		
Response- BJT Amplifier (Excluding Pspice Analysis) Low		
Frequency Response- FET Amplifier (Excluding Pspice		
Analysis), Miller Effect Capacitance, High Frequency		
Response- BJT Amplifier, High Frequency Response- FET		
Amplifier (Excluding Pspice Analysis), Multistage Frequency		
Effects. Relevant problems.		
Module -4		<b>I</b>
Power Amplifiers	10 Hours	L1, L2,
Introduction: Definitions and Amplifier Types, Series Fed		L3, L4
Class A Amplifier, Operation of Amplifier Stage, Transformer		
Coupled Class A Amplifier, Class B Amplifier Operation,		
Class B Amplifier Circuits: Transformer Coupled Push-Pull		
Circuits, Complementary –Symmetry Circuits, Amplifier		
Distortion, Class C and Class D Amplifier. Relevant		
Problems.		
Module -5		
Feedback and Oscillator Circuits	10 Hours	L2, L3
Feedback Concepts, Feedback Connection Types, Oscillator		
operation, Phase Shift Oscillator: FET Phase Shift Oscillator,		
Transistor Phase Shift Oscillator, Wien Bridge Oscillator,		
Tuned oscillator Circuit: FEI and Transistor Colpitts		
Oscillator, FEI and Iransistor Hartley Oscillator, Crystal		
Course outcomes:		
After studying this course students will be able to:		
Anter studying this course, students will be able to.		
• Acquire knowledge of • Working principles, characteristics and basic application	ns of <b>P</b> IT on	ላ ፑፑጥ
o Single store, consoded and feedback amplifier configure	tions	u F121.
• Frequency response characteristics of B IT and FFT		
• Power amplifier classifications such as Class A Class B	etc	
• Analyse the performance of	, etc.	
$\circ$ r transistor model $\pi$ model		
$\circ$ FET amplifier in CS configuration		
• Power Amplifiers and Oscillator circuits		
<ul> <li>Interpretation of performance characteristics of transistor</li> </ul>	ors amplifiers	s frequency
Response and Oscillators	ore amplifiers	s, nequency
• Apply the knowledge gained in the design of transistorized	d circuits an	nlifiers and
Oscillators	a circuits, an	ipiniers and
Graduate Attributes (as per NBA):		
• Engineering Knowledge		
• Problem Analysis.		
• Design / development of solutions (partly).		
o Interpretation of data.		
Question paper pattern:		
• The question paper will have ten questions.		

- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of four sub questions) from each module.

• Each full question will have sub questions covering all the topics under a module. The students will have to answer 5 full questions, selecting one full question from each module.

## Text Books:

1. Robert L. Boylestad and Louis Nashelsky, "Electronics devices and Circuit theory", Pearson, 11<sup>th</sup> Edition, 2015, ISBN:9789332542600.

#### **Reference Books:**

1. I. J. Nagrath, "Electronics: Analog and Digital", PHI.

2. David A. Bell, "Electronic Devices and Circuits", Oxford University Press.

	DIGIT	AL ELECTRONICS	3		
[As per Choice Based Credit System (CBCS) scheme] SEMESTER – III					
Subject Code	14XXX33	IA Marks	20		
Number of	04	Exam Marks	80		
Lecture					
Hours/Week					
Total Number of	50	Exam Hours	03		
Lecture Hours					
<b>a</b>	(	CREDITS – 04			
Course objectives	This course will	enable students to:	•	· · · · ·	1
• Describe, Illust	trate and Analyze	Combinational Lo	ogic (	circuits, Simp	plification of
Algebraic Equat	tions using Karnat	agn Maps and Quin		Clusky Techn	iques.
• Define and D	escribe Decoders	, Encoders, Digit	ai m	ultiplexers,	Adders and
• Describe Dem	nary comparators,	Latches and Maste	F Mee	vernp-riops.	ore Models
• Describe, Dem	equential Circuits	e allu Desigli ol State diagrams an	d Rea	risters and Co	unters
Syncinolious So	equential circuits,	State diagrams an	iu Reg		Revised
	Modules			Teaching	Bloom's
	11044100			Hours	Taxonomy
					(RBT)
					Level
Module -1					
<b>Combinational Lo</b>	gic Design			10 Hours	L2, L3, L4
Boolean Laws and	Theorems, Sum-o	of-product and Prod	luct-		
of-sum Form, Kar	naugh Map, Karr	naugh Map with 'I	Don't		
Care' Conditions,	Five Variable K	arnaugh Map, Qu	ine-		
McCluskey Minimi	sation Procedure:	Reduction Techniq	lues,		
Map Entered Varia	ble Method. Relev	ant Problems.			
Module -2				10 11	
Logic Circuit Desi	ign: Aritnmetic U	peration	+	10 Hours	L1, L2
Combinational Cir	Adden The Lee	er, Binary Substra	actor,		
Adders Binory M	Addel, Ille Loc	Dividers Compor	rotor		
Relevant Problems	lumphers, binary	Dividers, Compar	lator.		
Logic Circuit Desi	ign: Data Process	ing			
Introduction. Deco	oders: One-to-Two	Line Decoder. Tw	vo-to-		
Four Line Decoder	. Three-to-Eight I	ine Decoder. Enco	ders:		
Four-to-Two Line	Encoder. Four	r-to-Two Line Pr	iority		
Encoders, Multipl	exers: Two-to-On	e Multiplexer, Fou	ar-to-		
One Multiplexer,	Eight-to-One Mu	ltiplexer, Cascadir	ng of		
Multiplexers: Con	struction of Fo	our-to-One Multipl	lexer,		
Eight-to-One Mul	tiplexer using T	wo-to-One Multipl	lexer,		
Cascading of Mul	ltiplexers using E	Enable, Demultiple	exers:		
One-to-Two Line	e Demultiplexer	, One-to-Four	Line		
Demultiplexer, Cas	sacading of Demu	ltiplexers: Constru	lction		
of One-to-Four Lir	Demultiplevers	using One-to-Two	Line		
Demultiplevers Ca	le Demunplexers	using one to two	-		
Demuniplexers, et	ascading of Demu	ltiplexers using En	able.		
Relevant Problems	ascading of Demu	ltiplexers using En	able.		

Flin-Flons	10 Hours	L1 L2
Introduction Desig Distable Floment SD Letaby SD Letab	10 mours	DI, DZ
Introduction, Basic Bistable Element, SR Latch: SR Latch		
using NOR Gates, Gated SR Latch using NOR Gates, SR		
Latch using NAND Gates, Gated SR Latch using NAND		
Gate, Characteristic of SR Latch, State Transition Diagram		
of SR Latch, Excitation Table of SR Latch, Triggering of		
Latches, D-Flip-Flop, JK Flip-Flop, T Flip-Flop, Race Around		
Condition, Master Slave Flip-Flop, Edge-Triggered Flip-Flop,		
Conversion of Flip-Flops: SR Flip-Flop to JK Flip-Flop.		
Relevant Problems.		
Module -4		
Design of Sequential Circuits	10 Hours	L2, L3, L6
Introduction, Notations, Moore and Mealy Sequential		
Circuits Analysis of Asynchronous Sequential Circuits:		
Fundamental Mode Asynchronous Sequential Circuit		
without Latches Pulse Mode Asynchronous Sequential		
Circuit with Latches Pelevant Problems		
Modulo E		
Module -5	10.11	10.10.16
Registers	10 Hours	L2, L3, L6
Introduction, Registers: Four Bit Latch, Shift Register, Serial		
In Serial Out Shift Register: Left-Shift Serial-In Serial-Out		
Register with D Flip-Flop, Serial-In Parallel-Out Shift		
Register, Parallel-In Serial-Out Shift Register: PISO Left-		
Shift Register, Ring Counter, Johnson Counter. Relevant		
Problems.		
Counters		
Introduction, Synchronous Counter, Modulus-4		
Synchronus Up Counter, Modulus-4 Synchronus Down		
Counter, Modulus-4 Synchronus Up/Down Counter,		
Modulus-8 Synchronus Up Counter, Modulus-8		
Synchronus Down Counter, Modulus-8 Synchronus Un/		
Down Counter Relevant Problems		
Course outcomes:		
After studying this course students will be able to:		
And studying this course, students will be able to.		
• Acquire knowledge of		
o Combinational Logic.		1 .
o Simplification Techniques using Karnaugh Maps, Quine	e McClusky T	echnique.
• Operation of Decoders, Encoders, Multiplexers, Adders	and Subtract	ors.
• Working of Latches, Flip-Flops,		
o Designing Registers, Counters.		
<ul> <li>Mealy, Moore Models and State Diagrams</li> </ul>		
Analyse the performance of		
<ul> <li>Simplification Techniques using Karnaugh Maps, Quine</li> </ul>	e McClusky To	echnique.
<ul> <li>Synchronous Sequential Circuits.</li> </ul>		
• Interpretation of performance characteristics of Mealv and	Moore Model	s.
• Apply the knowledge gained in the design of Counters. Reg	isters and etc	
Graduate Attributes (as per NBA):	,	
• Engineering Knowledge		
<ul> <li>Problem Analysis</li> </ul>		
<ul> <li>Design / development of solutions (northy)</li> </ul>		
o Interpretation of data		
Question paper pattern:		

- The question paper will have ten questions.
- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of four sub questions) from each module.

• Each full question will have sub questions covering all the topics under a module. The students will have to answer 5 full questions, selecting one full question from each module.

#### **Text Books:**

1. D. P. Kothari and J. S Dhillon, "Digital Circuits and Design", Pearson, 2016, ISBN:9789332543539.

# **Reference Books:**

1. Donald D. Givone, "Digital Principles and Design", McGraw Hill.

2. Charles H Roth, Jr., "Fundamentals of logic design", Cengage Learning.

[As per Choice Based Credit System (CBCS) scheme] SEMESTER – III         Subject Code       14XXX33       IA Marks       20         Number       of       04       Exam Marks       80         Lecture       Image: Marks       80       Image: Marks       80         Hours/Week       Image: Marks       80       Image: Marks       80         Total Number of Lecture Hours       50       Exam Hours       03         CREDITS – 04         Course objectives: This course will enable students to:         • Define and Describe accuracy and precision, types of errors, statistical and probability analysis.         • Describe basic functional concepts of various analog and digital measuring instruments.         • Describe basic concepts of microprocessor based instruments.         • Describe and Discuss functioning and types of oscilloscopes and signal generators, AC and DC bridges.       Revised Bloom's         • Recognize and Describe significance and working of different types of transducers.       Revised Bloom's
SEMESTER - III         Subject Code       14XXX33       IA Marks       20         Number       of       04       Exam Marks       80         Lecture       Hours/Week       number       6       14         Total Number of       50       Exam Hours       03         Lecture Hours       03       14       14         CREDITS - 04       CREDITS - 04       Course objectives:       This course will enable students to:       14         •       Define and Describe accuracy and precision, types of errors, statistical and probability analysis.       14       14       14         •       Describe basic functional concepts of various analog and digital measuring instruments.       14       14       14       14         •       Describe basic concepts of microprocessor based instruments.       15       16
Subject Code       14XXX33       IA Marks       20         Number       of       04       Exam Marks       80         Lecture       Hours/Week       03       100       100         Total Number of       50       Exam Hours       03       100         Lecture Hours       CREDITS - 04       04       100       100         CREDITS - 04         Course objectives: This course will enable students to:         •       Define and Describe accuracy and precision, types of errors, statistical and probability analysis.         •       Describe basic functional concepts of various analog and digital measuring instruments.         •       Describe basic concepts of microprocessor based instruments.         •       Describe and Discuss functioning and types of oscilloscopes and signal generators, AC and DC bridges.         •       Recognize and Describe significance and working of different types of transducers.         •       Revised Bloom's
Number       of       04       Exam Marks       80         Lecture       Hours/Week       Image: Construct of the state of the s
Lecture       Hours/Week       03         Total Number of       50       Exam Hours       03         Lecture Hours       CREDITS – 04       Course objectives: This course will enable students to:       0         • Define and Describe accuracy and precision, types of errors, statistical and probability analysis.       • Describe basic functional concepts of various analog and digital measuring instruments.       • Describe basic concepts of microprocessor based instruments.         • Describe and Discuss functioning and types of oscilloscopes and signal generators, AC and DC bridges.       • Recognize and Describe significance and working of different types of transducers.
Hours/Week       Course       Exam Hours       03         Interview Hours       CREDITS – 04       CREDITS – 04         CREDITS – 04         Course objectives: This course will enable students to:         • Define and Describe accuracy and precision, types of errors, statistical and probability analysis.         • Describe basic functional concepts of various analog and digital measuring instruments.         • Describe basic concepts of microprocessor based instruments.         • Describe and Discuss functioning and types of oscilloscopes and signal generators, AC and DC bridges.         • Recognize and Describe significance and working of different types of transducers.
Total Number of Lecture Hours       50       Exam Hours       03         CREDITS – 04         Course objectives: This course will enable students to:         • Define and Describe accuracy and precision, types of errors, statistical and probability analysis.         • Describe basic functional concepts of various analog and digital measuring instruments.         • Describe basic concepts of microprocessor based instruments.         • Describe and Discuss functioning and types of oscilloscopes and signal generators, AC and DC bridges.         • Recognize and Describe significance and working of different types of transducers.
Lecture Hours       CREDITS – 04         Course objectives: This course will enable students to:       Define and Describe accuracy and precision, types of errors, statistical and probability analysis.         • Describe basic functional concepts of various analog and digital measuring instruments.       • Describe basic concepts of microprocessor based instruments.         • Describe and Discuss functioning and types of oscilloscopes and signal generators, AC and DC bridges.       • Recognize and Describe significance and working of different types of transducers.         Modules       Teaching       Revised
CREDITS – 04         Course objectives: This course will enable students to:         • Define and Describe accuracy and precision, types of errors, statistical and probability analysis.         • Describe basic functional concepts of various analog and digital measuring instruments.         • Describe basic concepts of microprocessor based instruments.         • Describe and Discuss functioning and types of oscilloscopes and signal generators, AC and DC bridges.         • Recognize and Describe significance and working of different types of transducers.
<ul> <li>Course objectives: This course will enable students to:         <ul> <li>Define and Describe accuracy and precision, types of errors, statistical and probability analysis.</li> <li>Describe basic functional concepts of various analog and digital measuring instruments.</li> <li>Describe basic concepts of microprocessor based instruments.</li> <li>Describe and Discuss functioning and types of oscilloscopes and signal generators, AC and DC bridges.</li> <li>Recognize and Describe significance and working of different types of transducers.</li> </ul> </li> <li>Modules</li> </ul>
<ul> <li>Define and Describe accuracy and precision, types of errors, statistical and probability analysis.</li> <li>Describe basic functional concepts of various analog and digital measuring instruments.</li> <li>Describe basic concepts of microprocessor based instruments.</li> <li>Describe and Discuss functioning and types of oscilloscopes and signal generators, AC and DC bridges.</li> <li>Recognize and Describe significance and working of different types of transducers.</li> </ul>
<ul> <li>Describe basic functional concepts of various analog and digital measuring instruments.</li> <li>Describe basic concepts of microprocessor based instruments.</li> <li>Describe and Discuss functioning and types of oscilloscopes and signal generators, AC and DC bridges.</li> <li>Recognize and Describe significance and working of different types of transducers.</li> </ul>
<ul> <li>Describe basic functional concepts of various analog and digital measuring instruments.</li> <li>Describe basic concepts of microprocessor based instruments.</li> <li>Describe and Discuss functioning and types of oscilloscopes and signal generators, AC and DC bridges.</li> <li>Recognize and Describe significance and working of different types of transducers.</li> </ul>
<ul> <li>Describe basic concepts of microprocessor based instruments.</li> <li>Describe and Discuss functioning and types of oscilloscopes and signal generators, AC and DC bridges.</li> <li>Recognize and Describe significance and working of different types of transducers.</li> </ul> Modules           Modules         Teaching Bloom's
<ul> <li>Describe basic concepts of inicroprocessor based instruments.</li> <li>Describe and Discuss functioning and types of oscilloscopes and signal generators, AC and DC bridges.</li> <li>Recognize and Describe significance and working of different types of transducers.</li> </ul> Modules           Modules         Teaching Bloom's
<ul> <li>Describe and Discuss functioning and types of oscilloscopes and signal generators, AC and DC bridges.</li> <li>Recognize and Describe significance and working of different types of transducers.</li> <li>Modules</li> <li>Revised Bloom's</li> </ul>
<ul> <li>Recognize and Describe significance and working of different types of transducers.</li> <li>Modules</li> <li>Revised Bloom's</li> </ul>
• Recognize and Describe significance and working of different types of transducers.       Modules     Teaching Bloom's
Modules Teaching Bloom's
Modules Teaching Bloom's
Hours   Taxonomy
(RBT)
Level
Module -1
Measurement and Error: Definitions, Accuracy and 10 Hours L1, L2
Precision, Significant Figures, Types of Error, Statistical
Analysis, Probability of Errors, Limiting Errors. Relevant
problems.
Ammeters: DC Ammeter, Multirange Ammeter, The
Ayrton Shunt or Universal Shunt, Requirements of
(Thermosouple) Limitations of Thermosouple Effect of
Frequency on Calibration Measurements of Very Large
Currents by Thermocouples Relevant problems ( <b>Text 2</b> )
Voltmeters and Multimeters: Introduction, Basic Meter
as a DC Voltmeter, DC Voltmeter, Multirange Voltmeter,
Extending Voltmeter Ranges, Loading, Transistor
Voltmeter, Differential Voltmeter, Average Responding
Voltmeter, Peak responding Voltmeter, True RMS
Voltmeter, Considerations in Choosing an Analog
Voltmeter, Multimeter. Relevant problems. (Text 2)
Module -2
Digital Voltmeters: Introduction, RAMP technique, Dual10 HoursL1, L2
Slope Integrating Type DVM, Integrating Type DVM, Most
Commonly used principles of ADC Successive
Commonly used principles of ADC, Successive
Approximations, Continuous Balance DVM, $3^{1/2}$ -Digit,
Approximations, Continuous Balance DVM, $3^{1/2}$ -Digit, Resolution and Sensitivity of Digital Meters, General

<b>Digital Instruments:</b> Introduction, Digital Multimeters, Digital Frequency Meter, Digital Measurement of Time, Universal Counter, Decade Counter, Electronic Counter, Digital Tachometer, Digital pH Meter, Digital Phase Meter, Digital Capacitance Meter, Microprocessor based Instruments. Relevant Problems. <b>(Text 2)</b>		
Module -3		
<b>Oscilloscopes:</b> Introduction, Basic principles, CRT features, Block diagram of Oscilloscope, Simple CRO, Vertical Amplifier, Horizontal Deflecting System, Sweep or Time Base Generator, Storage Oscilloscope, Digital Readout Oscilloscope, Measurement of Frequency by Lissajous Method, Probes for CRO, Digital Storage Oscilloscope. <b>(Text 2)</b>	10 Hours	L1, L2
<b>Signal Generators:</b> Introduction, Fixed and Variable AF Oscillator, Standard Signal Generator, Laboratory Type Signal Generator, AF sine and Square Wave Generator, Function Generator, Square and Pulse Generator, Sweep Generator. <b>(Text 2)</b>		
Module -4		
<ul> <li>Measuring Instruments: Output Power Meters, Field Strength Meter, Stroboscope, Phase Meter, Vector Impedance Meter, Q Meter, Megger, Analog pH Meter, Telemetry. Relevant Problems. (Text 2)</li> <li>Bridges: Introduction, Wheatstone's bridge, Kelvin's Bridge; AC bridges, Capacitance Comparison Bridge, Inductance Comparison Bridge, Maxwell's bridge, Wein's</li> </ul>	10 Hours	L1, L2
bridge, Wagner's earth connection, Relevant Problems.		
(Text 2)		
Module -5	ſ	
<b>Transducers:</b> Introduction, Electrical transducers, Selecting a transducer, Resistive transducer, Resistive position transducer, Strain gauges, Resistance thermometer, Thermistor, Inductive transducer, Differential output transducers, LVDT, Piezoelectric transducer, Photoelectric transducer, Photovoltaic transducer, Semiconductor photo diode and transistor, Temperature transducers-RTD. Relevant Problems. ( <b>Text</b> <b>2</b> )	10 Hours	L1, L2
Course outcomes:		
After studying this course, students will be able to:		
<ul> <li>Acquire knowledge of         <ul> <li>Difference between accuracy and precision</li> <li>Functioning of various types of analog and digital me</li> <li>Different types of quantization, resolution and sensitive such as frequency meters, tachometers, pH meters</li> <li>Microprocessor based instrumentation</li> <li>Functioning of various types of Oscilloscopes and signature on types of transducers in various application</li> </ul> </li> </ul>	easuring instrum itivity in digital etc. gnal generators.	nents. instruments

# • Analyse the performance of

- AC and DC bridges.
- Interpretation of performance characteristics of analog and digital measuring instruments.
- Understand the importance of life-long learning in the field of electronic instrumentation.

# Graduate Attributes (as per NBA)

- Engineering Knowledge.
- Problem Analysis (partly).

# • Life-long learning.

# Question paper pattern:

- The question paper will have ten questions.
- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

# Text Books:

1. A. D. Helfrick and W.D. Cooper, "Modern Electronic Instrumentation and Measuring Techniques", Pearson, 1st Edition, 2015, ISBN:9789332556065.

2. H. S. Kalsi, "Electronic Instrumentation", McGraw Hill, 3<sup>rd</sup> Edition, 2012, ISBN:9780070702066.

## **Reference Books:**

 A. K. Sawhney, "Electronics and Electrical Measurements", Dhanpat Rai & Sons.
 David A. Bell, "Electronic Instrumentation and Measurements", Oxford University Press.

M	ICROPROCESSO	RS AND MICROCO	NTROLLERS	
[A	s per Choice Base	d Credit System (C	BCS) schemel	
L L	SI	EMESTER – III	beeg seneme	
Subject Code	14XXX35	IA Marks	20	
Number of	04	Exam Marks	80	
Lecture				
Hours/Week				
Total Number of	50	Exam Hours	03	
Lecture Hours				
	C	CREDITS – 04		
<b>Course objectives</b>	: This course enab	les students to:		
Recall and Des	cribe basics of Dig	tal Computer, Mic	croprocessors, Mic	rocomputers
and Microconti	collers.		<b>1</b> ,	-
Discuss fundat	mentals of 8086 m	icroprocessor archi	itecture, pin diagra	m, etc.
• Discuss and I	Describe architect	ure of 8051 micr	ocontroller, memo	orv and I/O
organization ar	nd addressing mod	es.	,	5
Recall and I	Describe 8051 In	nstruction set, T	imers and cour	ters, serial
communication	1.	,		,
Demonstrate as	nd Develop 8051 in	nterfacing and appl	lications.	
	1	0 11		Revised
	Modules		Teaching	Bloom's
			Hours	Taxonomy
				(RBT)
				Level
Module -1				
Microprocessor In	troduction:		10 Hours	L1, L2
Digital Computer,	Microprocessors, 1	Microcomputers ar	nd	
Microcontrollers (s	ection 0.3, 1.1 of	Text 1).		
8086 Microproce	<b>ssor</b> : Architecture	– General Purpo	se	
Registers, Pointers	s, Segment Regis	ters, Advantages	of	
Segment Registers	, PSW, Pin diagrar	n in Minimum Moo	de	
(Text 2).				
Module -2				
8051 Microcontro	oller:		10 Hours	L1, L2
Architecture, Regis	ters, Pin diagram,	I/O ports function	lS,	
Memory organizat	ion, External Men	nory (ROM & RAI	M)	
interfacing, Addres	sing Modes (Text	1).		
Module -3		<b>c</b> • • •	10 11	
8051 Instruction	<b>n Set:</b> Data Tra	ansier instruction	s, <b>10 Hours</b>	L1, L2
Arithmetic instruc	ctions, Logical ir	istructions, Brand		
Instructions, Bit I	nanipulation insti	dimentions, Stack an	10	
	cuons, Assembler	directives, Assenito	ory	
	examples (lext 1).			
MOULLE -4	Courstons One	ation and Assemb	1 10 II	11 10
longuage program	<b>Counters</b> – Oper	ation and Assemb		L1, L2
	munication Do	sion of Sorial Da	to	
Communication	1111111111111- Day	$rac{1}{1}$ $rac{1}$ $rac{1}{1}$ $rac{1}{1}$ $rac{1}{1}$ $rac{1}{1}$ $rac{1}{$	ia o	
Assembly longuage	o-202 statiuaru, 5	r pill itozoz siglial or $8051$ spriol do	to,	
transmission and	reception 2051 I	ntermints and QOE	1.a 5.1	
Accomply longuage	Interninte progra	mming <b>(Tout 1)</b>		
ACCELLING		IIIIIIII III E I I GAL II.		1

Module -5		
<b>8051 Interfacing and Applications:</b> Interfacing 8051 to	10 Hours	L3, L4
simple switches and LEDs, LCD, ADC-0804 and Stepper		
motor and 8051 Assembly language Interfacing		
programming <b>(Text 1)</b> .		
Course outcomes:		
After studying this course, students will be able to:		
Acquire knowledge of		
• Architecture of 16 bit 8086 microprocessor.		
• Architecture, registers of 8051 microcontroller.		
• Instruction set of 8051 microcontroller.		
• Functioning of 8051 timers, counters and serial I/O.		
o 8051 interfacing and its applications.		. 11
• Apply the knowledge gained in the design of microprobased systems.	cessor and mic	crocontroller
• Acquire competency in using tools such as assembler/	compiler.	
Graduate Attributes (as per NBA)	•	
<ul> <li>Engineering Knowledge.</li> </ul>		
<ul> <li>Design/ development of solutions.</li> </ul>		
Modern tool usage.		
Question paper pattern:		
<ul> <li>The question paper will have ten questions.</li> </ul>		
<ul> <li>Each full question consists of 16 marks.</li> </ul>		
• There will be 2 full questions (with a maximum of four	ir sub questions	s) from each
module.		
• Each full question will have sub questions covering all	the topics unde	er a module.
• The students will have to answer 5 full questions, sele	cting one full qu	lestion from
each module.		
Text Books:		
1. Muhammad Ali Mazidi and Janice Gillespie Mazidi an	d Rollin D. Mc	Kinlay, "The
and Edition 2006 ISDN:0788121710065	assembly and	C, Pearson,
2 <sup>nd</sup> Edition, 2000, ISBN:9788131710205.	Swatama Tha	0006/0000
2. Iu-cheng Liu and Glenn A. Gibson, Microcomputer Family Architecture Programming and Design" Pa	Systems - The	303073033
ISBN:0780332550087	aison, 2 <sup></sup> Eu	2015,
Reference Books:		
1. Douglas Hall, "Microprocessors and Interfacing – P	rogramming &	Hardware".
McGraw Hill.	88	,
2. Kenneth J. Ayala, "The 8051 Microcontroller Arch	nitecture, Prog	ramming &
Applications", Thomson Learning.		_
3. Krishna Kant, "Microprocessors and Microcontrollers:	Architecture, Pr	ogramming,
and System Design", PHI.		

## <u>OOPs with C++</u> (Elective)

[As per Choice Based Credit System (CBCS) scheme]

	SEMESTER – III		
Subject Code	14XXX361	IA Marks	20
Number of Lecture Hours/Week	03	Exam Marks	80
Total Number of Lecture Hours	40	Exam Hours	03
	CREDITS – 03		

**Course objectives:** This course enables students to:

- Describe the fundamental concepts of object-oriented Programming (OOP) and basics of C++ programming.
- Define and Describe Arrays, structure, union and pointers.
- Define and Describe Classes, objects, constructors, destructors, inheritance and polymorphism, Template and exception handling.

Modules	Teaching Hours	Revised Bloom's Taxonomy (RBT) Level
Module -1		
Fundamentals of OOPs, Basics of C++	<b>08 Hours</b>	L1, L2
Module -2		
Functions, Arrays, Structure, Union, Bit fields	08 Hours	L1, L2
Module -3		
Pointers, Classes and objects,	08 Hours	L1, L2
Module -4		
Constructors and Destructors, Inheritance,	08 Hours	L1, L2
Module -5		
Polymorphism, Template and exception handling	08 Hours	L1, L2
Course outcomes:	·	·

After studying this course, students will be able to:

- Acquire knowledge of
  - C++ basics and fundamental concepts of OOPs.
  - OOPs features such as classes, objects, inheritance and polymorphism.
  - Arrays, structures, union, bit fields and pointers.
  - Template and exception handling.
- Apply the knowledge gained in the
- Understanding of Java and other object oriented programming languages.
- Development of wide range of object oriented software packages.
- Acquire competency in using OOPs in different platforms.
- Understand the importance of life-long learning in the field of OOPs.

## Graduate Attributes (as per NBA)

- Engineering Knowledge.
- o Problem Analysis.
- o Design/Development of solutions.
- o Modern Tool Usage.
- o Life-long learning.

## Question paper pattern:

- The question paper will have ten questions.
- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of four sub questions) from each module.

- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

## Text Books:

1. Rakesh Shukla, "Object Oriented Programming in C++", Wiley India, 2013, ISBN: 9788126516582.

2. Herbert Schildt, "The Complete Reference C++", McGraw Hill, 4<sup>th</sup> Edition, 2003, ISBN:978007053532465.

## **Reference Books:**

1. Stanley B.Lippmann and Josee Lajore, "C++ Primer", Pearson.

2. K. R. Venugopal, Rajkumar Buyya, and T. Ravi Shankar, "Mastering C++", McGraw Hill.

	OPERATIN	G SYSTEMS (Elect	tive)	
[As per Choice Based Credit System (CBCS) scheme]				
-	SE	MESTER – III	, <u>,</u>	
Subject Code	14XXX362	IA Marks	20	
Number of	03	Exam Marks	80	
Lecture				
Hours/Week				
Total Number of	40	Exam Hours	03	
Lecture Hours				
0 1	<u> </u>	$\frac{\text{REDITS} - 03}{1}$		
Course objectives	This course enabl	es students to:	1• <i>,</i> ,	
• Define and Des	cribe operating sys	tems, Computer S	system architectur	e, Operating
System structur	e, Operating System	n operations and s	services.	acco Inton
• Explain Process	s concept, Process inication Multi Th	readed Programm	ing and Process r	sses, IIIter-
as a whole			ing and 110ccss i	nanagement
<ul> <li>Define and</li> </ul>	Discuss the Crit	rical section pr	oblem Peterson'	s solution
Synchronization	hardware. Seman	hores. Process syn	chronization and o	leadlocks in
general.				
• Define and Des	cribe swapping, con	ntiguous memory	allocation, paging;	tructure of
page table, Segr	nentation Memory	management of an	Operating System	
				Revised
	Modules		Teaching	Bloom's
			Hours	Taxonomy
				(RBT)
				Level
Module -1		O	00 11	11 10
Introduction to	Operating S	ystems, System	m US Hours	L1, L2
Sustem organizati	on Computer St	nis uo, comput estem architectur		
Operating System	m structure (	Diversiting System	m	
operations: Proces	s management: Me	morv managemen	it:	
Storage manage	ment: Protection	and securit	v:	
Distributed system	; Special-purpose s	systems; Computir	ng	
environments. Of	perating System	Services; User	-	
Operating System	interface; System	n calls; Types	of	
system calls; Syste	system calls: System programs: Operating System design			
and implementatio	and implementation: Operating System structure: Virtual			
machines; Operation	n; Operating Syster	ating System desig m structure; Virtu	gn al	
Module -2	n; Operating System ng System generatio	ating System desig m structure; Virtu on; System boot.	gn al	
	n; Operating System	ating System desig m structure; Virtu on; System boot.	gn al	
Process Manage	n; Operating System ng System generation ment: Process	ating System desig m structure; Virtu on; System boot. concept; Proces	gn al ss <b>08 Hours</b>	L1, L2
Process Manage scheduling; Oper	m; Operating System ng System generations ment: Process ations on process	ating System desig m structure; Virtu on; System boot. concept; Processes; Inter-proces	gn al ss <b>08 Hours</b> ss	L1, L2
<b>Process Manage</b> scheduling; Oper communication. M	m; Operating System ng System generation ement: Process ations on process ulti-Threaded Prog	ating System desig m structure; Virtu on; System boot. concept; Proces sses; Inter-proces ramming: Overview origo: Throadir	gn al ss <b>08 Hours</b> ss w;	L1, L2
<b>Process Manage</b> scheduling; Oper communication. M Multithreading mo	ment: Process ations on process ulti-Threaded Prog odels; Thread Libr	ating System desig m structure; Virtu on; System boot. concept; Proces sses; Inter-proces ramming: Overview aries; Threadir	gn al ss <b>08 Hours</b> ss w; ng	L1, L2
<b>Process Manage</b> scheduling; Oper communication. M Multithreading mo issues. Process So criteria: Schedul	ment: Process ations on process ulti-Threaded Prog odels; Thread Libr cheduling: Basic co ing algorithms	ating System desig m structure; Virtu on; System boot. concept; Proces sses; Inter-proces ramming: Overview aries; Threadir oncepts; Schedulir Multiple-Process	gn al ss ss w; ng ng or	L1, L2
<b>Process Manage</b> scheduling; Oper communication. M Multithreading mo issues. Process So criteria; Schedul scheduling: Thread	m; Operating System n; Operating System ng System generations ations on process ulti-Threaded Prog odels; Thread Libr cheduling: Basic co ing algorithms; scheduling.	ating System desig m structure; Virtu on; System boot. concept; Proces sses; Inter-proces ramming: Overview aries; Threadir oncepts; Schedulir Multiple-Processo	gn al ss <b>O8 Hours</b> ss w; ng ng or	L1, L2
Process Manage scheduling; Oper communication. M Multithreading mo issues. Process So criteria; Schedul scheduling; Thread Module -3	m; Operating System n; Operating System ng System generations ment: Process ations on process ulti-Threaded Prog- odels; Thread Libre cheduling: Basic co- ing algorithms; I scheduling.	ating System desig m structure; Virtu on; System boot. concept; Proces sses; Inter-proces ramming: Overview aries; Threadir oncepts; Schedulir Multiple-Process	gn al ss <b>08 Hours</b> ss w; ng ng or	L1, L2
Process Manage scheduling; Oper communication. M Multithreading mo issues. Process So criteria; Schedul scheduling; Thread Module -3 Process Synchrom	n; Operating System ng System generations ations on process ulti-Threaded Prog odels; Thread Libr cheduling: Basic co ing algorithms; scheduling.	ating System desig m structure; Virtu on; System boot. concept; Proces sses; Inter-proces ramming: Overview aries; Threadir oncepts; Schedulir Multiple-Processe ization: The Critic	al <b>08 Hours</b> ss w; ng ng or al <b>08 Hours</b>	L1, L2 L1, L2
Process Manage scheduling; Oper communication. M Multithreading mo issues. Process So criteria; Schedul scheduling; Thread Module -3 Process Synchron section problem;	n; Operating System ng System generations ations on process ulti-Threaded Prog odels; Thread Libre cheduling: Basic co ing algorithms; scheduling.	ating System desig m structure; Virtu on; System boot. concept; Proces sses; Inter-proces ramming: Overview aries; Threadir oncepts; Schedulir Multiple-Processe ization: The Critic n; Synchronizatic	gn al ss <b>08 Hours</b> ss w; ng ng or al <b>08 Hours</b>	L1, L2 L1, L2

synchronization; Monitors.		
Module -4		
<b>Deadlocks:</b> Deadlocks: System model; Deadlock characterization; Methods for handling deadlocks; Deadlock prevention; Deadlock avoidance; Deadlock detection and recovery from deadlock.	08 Hours	L1, L2
Module -5		
<b>Memory Management:</b> Memory Management Strategies: Background; Swapping; Contiguous memory allocation; Paging; Structure of page table; Segmentation; Virtual Memory Management: Background.	08 Hours	L1, L2
Course outcomes:		
<ul> <li>After studying this course, students will be able to:</li> <li>Acquire knowledge of Operating system <ul> <li>Structure, operations and services.</li> <li>Process and memory management.</li> <li>Process scheduling, process synchronization and dead</li> <li>Virtual memory management.</li> </ul> </li> <li>Apply the knowledge gained in the design of operating s</li> <li>Acquire competency in understanding different Operating</li> <li>Understand the importance of life-long learning in the fig</li> </ul>	llock. ystems. ng Systems. ield of Operating	g Systems.
<ul> <li>Engineering Knowledge.</li> <li>Design / Development of solutions</li> </ul>		
o Life-long learning.		
Ouestion paper pattern:		
<ul> <li>The question paper will have ten questions.</li> <li>Each full Question consists of 16 marks.</li> <li>There will be 2 full questions (with a maximum of four module.</li> <li>Each full question will have sub questions covering all</li> <li>The students will have to answer 5 full questions, sele each module.</li> </ul>	ar sub questions the topics unde ecting one full qu	s) from each er a module. uestion from
Text Books:		
1. Abraham Silberschatz, Peter Baer Galvin and Greg Principle", Wiley India, 8 <sup>th</sup> Edition, 2009, ISBN:978812652	Gagne, "Opera 0510.	ting System
<b>Reference Books:</b> 1. D.M Dhamdhere, "Operating systems - A concept based 2. P.C.P. Bhatt, "Introduction to Operating Systems: Conce 3. Harvey M Deital, "Operating systems", Pearson.	Approach", McC pts and Practice	Fraw Hill. e", PHI.

COMPUTER ORGANISATION (Elective)					
[As per Choice Based Credit System (CBCS) scheme] SEMESTER – III					
Subject Code	14XXX363	IA Marks	20		
Number of	03	Exam Marks	80		
Lecture					
Hours/Week	-				
Total Number of	40	Exam Hours	03		
Lecture Hours					
	<u> </u>	REDITS – 03			
Course objectives	This course enabl	es students to:			
• Recall and De	scribe basic struc	ture of computer	rs, n	nachine instru	actions and
programs.	1 1.00 1				0, 1, 1
• Recall and Des	scribe different add	lressing modes, o	utpu	it operations,	Stacks and
Queues, Subro	atilities and Addition	al instructions, iE	EE S	standard for F	oating point
Write and Des	cribe accessing I/	0 Devices Interr	ninta	Direct Merr	Access
Will all Dis     Busses Interfag	critic accessing 1/	ndard I/O Devices	upto	, Direct Men	iory Access,
Describe Semic	conductor RAM Me	mories Read Only	s. v Me	mories Cach	e Memories
Performance Co	insiderations and V	irtual Memories	y 1 <b>v</b> 1C	mones, caen	e memories,
Recall and D	escribe execution	of a Complete	- In	struction M	ultiple Bus
Organization. M	licroprogrammed C	ontrol and Hardwi	red (	Control.	ampie Duo
					Revised
	Modules			Teaching	Bloom's
				Hours	Taxonomy
					(RBT)
					Level
Module -1					
Basic Structure	of Computers:	Computer Typ	pes,	<b>08 Hours</b>	L1, L2
Functional Units	, Basic Operatio	nal Concepts, I	Bus		
Structures, Softwa	re, Performance – F	rocessor Clock, Ba	asıc		
Machina Instru	uon. etiens and <b>D</b> r	Numb	0.110		
Arithmetic Operat	ions and Characte	Machine Instructions and Programs: Numbers,			
Arithmetic Operations and Characters, Memory Location			tion		
and Addresses	Memory Operation	rs, Memory Locat	tion		
and Addresses,	Memory Operation	rs, Memory Locat s, Instructions	tion and		
and Addresses, Instruction Sequer	Memory Operation	rs, Memory Locat s, Instructions	tion and		
and Addresses, Instruction Sequer Module -2 Machine Instruct:	Memory Operation	rs, Memory Locat s, Instructions	tion and	08 Hours	L1. L2
and Addresses, Instruction Sequer Module -2 Machine Instruct Addressing Modes	Memory Operation acing. ions and Programs . Assembly Langua	rs, Memory Locat s, Instructions ( <b>Continued):</b> age, Basic Input a	tion and and	08 Hours	L1, L2
and Addresses, Instruction Sequer Module -2 Machine Instruct: Addressing Modes Output Operation	Memory Operation acing. ions and Programs , Assembly Langua as, Stacks and Q	rs, Memory Locat s, Instructions ( <b>Continued):</b> age, Basic Input a pueues, Subroutir	and and and	08 Hours	L1, L2
and Addresses, Instruction Sequer Module -2 Machine Instruct: Addressing Modes Output Operation Additional Instruct	Memory Operation ncing. ions and Programs , Assembly Langua is, Stacks and Q ions.	rs, Memory Locat s, Instructions <b>(Continued):</b> age, Basic Input a ueues, Subroutir	and and and nes,	08 Hours	L1, L2
and Addresses, Instruction Sequer Module -2 Machine Instruct: Addressing Modes Output Operation Additional Instruct IEEE standard f	Memory Operation acing. ions and Programs , Assembly Langua as, Stacks and Q cions. or Floating point	rs, Memory Locat s, Instructions a <b>(Continued):</b> age, Basic Input a pueues, Subroutir Numbers (6.7.1	tion and and nes, of	08 Hours	L1, L2
and Addresses, Instruction Sequer Module -2 Machine Instruct: Addressing Modes Output Operation Additional Instruct IEEE standard f Chapter 6)	Memory Operation ncing. ions and Programs , Assembly Langua as, Stacks and Q ions. or Floating point	rs, Memory Locat s, Instructions <b>(Continued):</b> age, Basic Input yueues, Subroutir Numbers (6.7.1	and and and nes, of	08 Hours	L1, L2
and Addresses, Instruction Sequer Module -2 Machine Instruct: Addressing Modes Output Operation Additional Instruct IEEE standard f Chapter 6) Module -3	Memory Operation acing. <b>ions and Programs</b> , Assembly Langua as, Stacks and Q cions. or Floating point	rs, Memory Locat s, Instructions a <b>(Continued):</b> age, Basic Input a pueues, Subroutir Numbers (6.7.1	tion and and nes, of	08 Hours	L1, L2
Addresses, Instruction Sequer Module -2 Machine Instruct: Addressing Modes Output Operation Additional Instruct IEEE standard f Chapter 6) Module -3 Input/output Or	Memory Operation ncing. ions and Programs , Assembly Langua is, Stacks and Q tions. or Floating point rganization: Acce	rs, Memory Locat s, Instructions <b>(Continued):</b> age, Basic Input a pueues, Subroutir Numbers (6.7.1 ssing I/O Device	and and and nes, of ces,	08 Hours 08 Hours	L1, L2
Addresses, Instruction Sequer Module -2 Machine Instruct: Addressing Modes Output Operation: Additional Instruct IEEE standard f Chapter 6) Module -3 Input/output Or Interrupts, Direct	Memory Operation acing. ions and Programs , Assembly Langua is, Stacks and Q cions. or Floating point rganization: Accest Memory Access	rs, Memory Locat s, Instructions ( <b>Continued):</b> age, Basic Input bueues, Subroutin Numbers (6.7.1 ssing I/O Devic , Busses, Interf	and and nes, of ces, face	08 Hours 08 Hours	L1, L2
and Addresses, Instruction Sequer Module -2 Machine Instruct: Addressing Modes Output Operation Additional Instruct IEEE standard f Chapter 6) Module -3 Input/output Or Interrupts, Direct Circuits, Standard	Memory Operation And Programs Assembly Langua Is, Stacks and Q ions. or Floating point rganization: Accest Memory Access I/O Devices.	rs, Memory Locat s, Instructions <b>(Continued):</b> age, Basic Input gueues, Subroutir Numbers (6.7.1 ssing I/O Devic , Busses, Interf	and and nes, of ces, face	08 Hours 08 Hours	L1, L2 L1, L2
and Addresses, Instruction Sequer Module -2 Machine Instruct: Addressing Modes Output Operation: Additional Instruct IEEE standard f Chapter 6) Module -3 Input/output Or Interrupts, Direct Circuits, Standard Module -4	Memory Operation And And Arograms Assembly Langua Assembly Langua Asse	rs, Memory Locat s, Instructions (Continued): age, Basic Input pueues, Subroutin Numbers (6.7.1 ssing I/O Devic , Busses, Interf	and and nes, of ces, face	08 Hours 08 Hours	L1, L2 L1, L2
and Addresses, Instruction Sequer Module -2 Machine Instruct: Addressing Modes Output Operation Additional Instruct IEEE standard f Chapter 6) Module -3 Input/output Or Interrupts, Direct Circuits, Standard Module -4 Memory System:	Memory Operation And And Arograms Assembly Langua Is, Stacks and Q tions. Floating point rganization: Accest I/O Devices. Some Basic Cond	rs, Memory Locat s, Instructions a <b>(Continued):</b> age, Basic Input a pueues, Subroutir Numbers (6.7.1 ssing I/O Devic , Busses, Interf	tion and and hes, of ces, face	08 Hours 08 Hours 08 Hours	L1, L2
and Addresses, Instruction Sequer Module -2 Machine Instruct: Addressing Modes Output Operation Additional Instruct IEEE standard f Chapter 6) Module -3 Input/output Or Interrupts, Direct Circuits, Standard Module -4 Memory System: RAM Memories, F	Memory Operation And And Arograms Assembly Langua Assembly Langua Asse	rs, Memory Locat s, Instructions (Continued): age, Basic Input a pueues, Subroutin Numbers (6.7.1 ssing I/O Devic , Busses, Interf cepts, Semiconduces, Cache Memor	tion and and nes, of ces, face ctor ries,	08 Hours 08 Hours 08 Hours	L1, L2 L1, L2 L1, L2
and Addresses, Instruction Sequer Module -2 Machine Instruct: Addressing Modes Output Operation Additional Instruct IEEE standard f Chapter 6) Module -3 Input/output Or Interrupts, Direct Circuits, Standard Module -4 Memory System: RAM Memories, F Performance Const	Memory Operation And And Arograms Assembly Langua Assembly Langua Asse	rs, Memory Locat s, Instructions a <b>(Continued):</b> age, Basic Input a pueues, Subroutir Numbers (6.7.1 ssing I/O Devic , Busses, Interf cepts, Semiconduc es, Cache Memor Memories.	tion and and nes, of ces, face ctor ies,	08 Hours 08 Hours 08 Hours	L1, L2 L1, L2 L1, L2

Basic Processing Unit: Some Fundamental Concepts	08 Hours	L1, L2
Execution of a Complete Instruction, Multiple Bus	5	
Organization, Microprogrammed Control, Hardwired		
Control.		
Course outcomes:		

#### **Course outcomes:**

After studying this course, students will be able to:

- Acquire knowledge of
  - The basic structure of computers & machine instructions and programs.
  - Addressing Modes, Assembly Language,
  - o Stacks, Queues and Subroutines.
  - Input/output Organization such as accessing I/O Devices, Interrupts.
  - Memory system basic Concepts, Semiconductor RAM Memories, Static memories, Asynchronous DRAMS, Read Only Memories, Cache Memories and Virtual Memories.
  - Some Fundamental Concepts of Basic Processing Unit, Execution of a Complete Instruction, Multiple Bus Organization, Hardwired Control and Microprogrammed Control.
- Apply the knowledge gained in the design of Computer.
- Acquire competency in understanding computer organisation.
- Understand the importance of life-long learning in the field of computer organisation.

#### Graduate Attributes (as per NBA)

- Engineering Knowledge.
- o Problem Analysis.
- o Life-long learning.

#### Question paper pattern:

- The question paper will have ten questions.
- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

#### **Text Books:**

1. Carl Hamacher, Zvonko Vranesic, Safwat Zaky, "Computer Organization", McGraw Hill, 5<sup>th</sup> Edition, 2015, ISBN:9781259005275.

#### **Reference Books:**

1. David A. Patterson, John L. Hennessy, "Computer Organization and Design – The Hardware / Software Interface ARM", Elsevier.

2. William Stallings, "Computer Organization & Architecture", Pearson.

3. Vincent P. Heuring & Harry F. Jordan, "Computer Systems Design and Architecture", Pearson.

DESIGN AND ANALYSIS OF ALGORITHMS (Elective)					
[As per Choice Based Credit System (CBCS) scheme] SEMESTER – III					
Subject Code	14XXX364	IA Marks	20		
Number of	03	Exam Marks	80		
Lecture					
Hours/Week					
Total Number of	40	Exam Hours	03		
Lecture Hours					
	<u> </u>	REDITS – 03			
Course objectives	: This course enabl	es students to:			
<ul> <li>Describe and</li> <li>Recall and D</li> <li>Explain asyn</li> <li>Describe and</li> <li>Explain decr</li> </ul>	l Analyze non-recu escribe binary sear nptotic performance l Analyze greedy me ease-and-conquer a	rsive and recursiv ch, merge Sort an e of algorithms. ethod and dynami approaches and sp	ve algo d quio c prog pace-ti	orithms. ck sort. gramming. ime tradeoffs	
	Modules			Teaching Hours	Revised Bloom's Taxonomy (RBT) Level
Module-1					
Introduction: Not	ion of Algorithm,	Review of Asymp	totic	<b>08 Hours</b>	L1, L2, L4
Notations, Mather	natical Analysis o	f Non-Recursive	and		
Recursive Algorithms <b>Brute Force Approaches</b> :			hes:		
Introduction, Selection Sort and Bubble Sort, Sequential			ntial		
Search and Brute	force String Matchi	ng.			
Module -2			1	00.11	11.10
Divide and Cong	<b>uer:</b> General Met.	hod, Defective C	hess	08 Hours	L1, L2
board, billary Se	arch, merge Sort,	QUICK SOIT and	i its		
The Greedy Met	hod. The Genera	1 Method Knan	sack	08 Hours	L1 L2
Problem Job Sequ	uencing with Dead	llines Minimum-	Cost	00 110013	<i>L</i> 1, <i>L</i> 2
Snanning Trees: Prim's Algorithm Kruskal's Algorithm:			thm:		
Single Source Shor	test Paths.		,		
Module -4					
Dynamic Program	ming: The Genera	al Method, Warsh	nall's	08 Hours	L1, L2, L3
Algorithm, Floyd's	Algorithm for th	ne All-Pairs Sho	rtest		
Paths Problem, S	Single-Source Sho	rtest Paths: Ger	neral		
Weights, 0/1 K	napsack, The T	raveling Salespe	rson		
problem.					
Module -5					-
Decrease-and-Con	quer Approac	hes: Introduc	tion,	08 Hours	L1, L2, L3
Insertion Sort, D	epth First Search	and Breadth	First		
Search, Topologie	cal Sorting, <b>Spa</b>	ce-Time Trade	offs:		
String Matching	ng by Counting, If	nput Ennancemer	nt in		
After studying this	course students w	rill he able to			
Acquire knowled	lge of				

- o Algorithms using inductive proofs and invariants.
- Worst-case running times of algorithms using asymptotic analysis.
- o Dynamic-programming paradigm.
- Greedy algorithms and its sustainability.
- $\circ$   $\,$  Major graph algorithms and analyses.
- Apply the knowledge gained in the design of Algorithm.
- Acquire competency in using different Algorithms.
- Understand the importance of research in the field of Algorithms.

# Graduate Attributes (as per NBA)

- Engineering Knowledge.
- o Problem Analysis.
- Design/Development of solutions.
- o Life-long learning.

# Question paper pattern:

- The question paper will have ten questions.
- Each full Question consists of 16 marks.
- There will be 2 full questions (with a maximum of four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

# Text Books:

1. Anany Levitin, "Introduction to the Design & Analysis of Algorithms", Pearson, 2<sup>nd</sup> Edition, 2007, ISBN:9780321358288 (Listed topics only from the Chapters 1, 2, 3, 5, 7 and 8).

2. Ellis Horowitz, Sartaj Sahni, Sanguthevar Rajasekaran, "Fundamentals of Computer Algorithms", Universities Press, 2<sup>nd</sup> Edition, 2007, ISBN: 9788173716126 (Listed topics only from the Chapters 3, 4, 5).

# **Reference Books:**

1. Thomas H. Cormen, Charles E. Leiserson, Ronal L. Rivest, Clifford Stein, "Introduction to Algorithms", PHI.

2. R. C. T. Lee, S. S. Tseng, R. C. Chang & Y. T. T Sai, "Introduction to the Design and Analysis of Algorithms A Strategic Approach", McGraw Hill.

ANALOG ELECTRONICS LABORATORY [As per Choice Based Credit System (CBCS) scheme]					
SEMESTER – III					
Laboratory	14XXL37	IA	20		
Code		Marks			
Number of	01Hr Tutorial	Exam	80		
Lecture	(Instructions) +	Marks			
Hours/Week	02 Hours Laboratory				
		Exam	03		
		Hours			
	CRE	DITS - 02	2		
Course objectiv	<b>zes:</b> This laboratory	course of	- enables students to	o get practical	
experience in des	ign, assembly and evaluation	uation/te	sting of	o get pluetieur	
<ul> <li>Rectifiers and</li> </ul>	Voltage Regulators.	,			
BJT character	istics and Amplifiers				
JFET Charact	eristics and Amplifiers.				
MOSFET Char	racteristics				
<ul> <li>Power Amplifie</li> </ul>	ers.				
RC-Phase shift	t. Hartley. Colpitt's and	Crystal (	Oscillators.		
Laboratory Expe	eriments:			Revised	
NOTE: The ex	periments are to b	oe carrie	ed using discrete	Bloom's	
components onl	у.			Taxonomy	
				(RBT) Level	
1. To design and	d set up the following	g rectifiers	s with and without	L5, L6	
filters:				,	
(a) Full Wave Rectifier (b) Bridge Rectifier					
	·····1- (····-1···	· · · · · · · · · · · · · · · · · · ·			
10 determine r	ipple factor and convers	sion ellicie	ency.		
2. TO PIOL IOAU	regulation characteris	stics usin	ig zener diode and	L2, L3, L4	
3 To plot the inr	but and output character	eristics of	a NPN transistor in		
common emitter	configuration and c	alculate	the dynamic input	L2, L3, L4	
resistance dynamic output resistance and common emitter current					
gain.	gain				
4. To design and	set up the common er	nitter am	plifier under voltage	15 16	
divider bias with and without feedback and determine the gain-			L5, L0		
bandwidth product from its frequency response.					
5. To design and	setup common collecto	or amplifie	er (Emitter Follower)	15 16	
using voltage divider bias and to determine gain-bandwidth product			20, 20		
from its frequency response.					
6. To plot the input and output characteristics of a JFET and			L2, L3, L4		
calculate its parameters, namely; drain dynamic resistance, mutual			,,		
conductance and	conductance and amplification factor.				
7. To design, se	tup and plot the freq	uency re	sponse of Common	L5, L6	
Source JFET amplifier, and obtain the bandwidth.				•	
8. To plot the input and output characteristics of n-channel MOSFET				L2, L3, L4	
and calculate its parameters, namely; drain dynamic resistance,					
mutual conducta	mutual conductance and amplification factor.				

9. To set up and study the working of complementary symmetry class B push pull power amplifier and calculate the efficiency.	L2, L3, L4			
10. To design and setup the RC-Phase shift Oscillator using BJT, and calculate the frequency of output waveform.	L5, L6			
<ol> <li>To design and setup the following tuned oscillator circuits using BJT, and determine the frequency of oscillation.</li> <li>(a) Hartley Oscillator (b) Colpitts Oscillator</li> </ol>	L5, L6			
12. To design and setup the crystal oscillator and determine the frequency of oscillation.	L5, L6			
<b>Course outcomes:</b> On the completion of this laboratory course, the students will be able to:				
<ul> <li>Design and Test rectifiers and voltage regulators.</li> <li>Compute the parameters from the characteristics of BJT, JFE devices.</li> </ul>	T and MOSFET			
<ul><li>Design, Test and Evaluate BJT amplifiers in CE and CC configurat</li><li>Design and Test JFET amplifiers.</li></ul>	ions.			

- Design and Test a power amplifier.
- Design and Test various types of oscillators.

#### Graduate Attributes (as per NBA)

- Engineering Knowledge.
- Problem Analysis.
- Design/Development of solutions.

#### **Conduct of Practical Examination:**

1. All laboratory experiments are to be included for practical examination.

2. Students are allowed to pick one experiment from the lot.

3. Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.

4. Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

#### **Reference Book:**

1. K. A. Navas, "Electronics Lab Manual", Volume I, PHI, 5<sup>th</sup> Edition, 2015, ISBN:9788120351424

DIGITAL ELECTRONICS and INTERFACING LABORATORY				
[As per Choice Based Credit System (CBCS) scheme]				
	SEMESTER - III			
Laboratory Code	14XXL38	IA Marks	20	
Number of Lecture	01Hr Tutorial (Instructions)	Exam	50	
Hours/Week	+ 02 Hours Laboratory	Marks		
		Exam	03	
		Hours		
	CREDITS – 02			
Course objectives:	This laboratory course enable	les studen	ts to get practical	
experience:				
• in design, realisation	on and verification of			
<ul> <li>Demorgan's The</li> </ul>	eorem.			
• Full/Parallel Ad	ders and Subtractors.			
• Multiplexer usin	ng logic gates			
• Demux and Dec	oder			
o Flip-Flops, Shift	registers and Counters			
• in interfacing micro	Department to			
o loggie Switch a	na LEDS			
o LCD				
o Light dependent	t resistor (IDR) a relay and hu	770r		
	ente	2201.		
Daboratory Daperine			Revised Bloom's	
<b>NOTE:</b> Use discrete co	omponents to test and verify the	logic	Taxonomy (RBT)	
gates.			Level	
Multisim may be used	d for designing the gates along w	ith the		
above.				
1. To verify			L1, L2, L3	
(a) Demorgan's The	orem for 2 variables			
(b) The sum-of proc	luct and product-of-sum express	sions		
using universal gat	es.			
2. To design and impl	ement		L5, L6	
(a) Full Adder using	g basic logic gates.			
(b) Full subtractor	using basic logic gates.			
3. To design and im using IC 7483.	plement 4-bit Parallel Adder/	subtractor	L5, L6	
4. To realize			L2, L3	
(a) 4:1 Multiplexer u	using gates		,	
(b) 3-variable functi	on using IC 74151(8:1 MUX)			
(c) 1:8 Demux and 3	3:8 Decoder using IC74138			
5. To realise the follow	ving flip-flops using NAND Gates.		L2, L3	
(a) Clocked SR Flip-	-Flop (b) JK Flip-Flop			
6. To realize the follow	ving shift registers using IC7474		L2, L3	
7 To realize the Ring	Counter and Johnson Counter 1	sing	1.2 1.3	
IC7476	Counter and Counter u	51115	22, 20	
8 To realize the Mod-	N Counter using IC7490		L2, L3	
9 To Interface 2051	to a toggle Switch and & IFDs t	o light up	14 15 16	
IFDe alternativality	when the Switch is ON in	Assemble	<i>L</i> 1, <i>L</i> 0, <i>L</i> 0	
8. To realize the Mod- 9. To Interface 8051 the LEDs alternatively w	N Counter using IC7490 to a toggle Switch and 8 LEDs t when the Switch is ON (in	o light up Assembly	L2, L3 L4, L5, L6	

language).				
10. To Interface 8051 to LCD to display a message (in C Language).	L4, L5, L6			
11. To Interface 8051 to Stepper Motor to rotate the motor for a given number of steps (C language programming).	L4, L5, L6			
12. Interface a Light dependant resistor (LDR), a relay and	L4, L5, L6			
buzzer to make a light operated switch (in Assembly language).				
Course outcomes: On the completion of this laboratory course,	the students will be			
able to:				
<ul> <li>Demonstrate the truth table of various logic gates.</li> <li>Design, Test and Evaluate various combinational circuits such as adders, subtractors, multipliers, comparators, parity generators, multiplexers and de-Multiplexers.</li> <li>Construct flips-flops, counters and shift registers.</li> <li>Develop and Test interfacing of 8051 Microcontroller to various devices.</li> </ul>				
• Engineering Knowledge.				
• Problem Analysis.				
Design/Development of solutions.				
<ol> <li>All laboratory experiments are to be included for practical exa</li> <li>Students are allowed to pick one experiment from the lot.</li> <li>Strictly follow the instructions as printed on the cover page breakup of marks.</li> <li>Change of experiment is allowed only once and 15% Ma procedure part to be made zero.</li> </ol>	amination. of answer script for arks allotted to the			
Reference Book ( For 1 to 6 experiments):				
1. K. A. Navas, "Electronics Lab Manual", Volume I, PHI,	5 <sup>th</sup> Edition, 2015,			

ISBN:9788120351424.