Review of Binary Number Systems - Binary Arithmetic - Binary Codes - Boolean Algebra and Theorems - Boolean Functions - Simplifications of Boolean Functions Using Karnaugh Map and Tabulation Methods - Implementation of Boolean Functions using Logic Gates.

UNIT II COMBINATIONAL LOGIC 9

Combinational Circuits - Analysis and Design Procedures - Circuits for Arithmetic Operations Code Conversion - Hardware Description Language (HDL).

UNIT III DESIGN WITH MSI DEVICES 9

Decoders and Encoders - Multiplexers and Demultiplexers - Memory and Programmable Logic - HDL for Combinational Circuits

UNIT IV SYNCHRONOUS SEQUENTIAL LOGIC 9

Sequential Circuits - Flip flops - Analysis and Design Procedures - State Reduction and State Assignment - Shift Registers - Counters - HDL for Sequential Circuits.

UNIT V ASYNCHRONOUS SEQUENTIAL LOGIC 9

Analysis and Design of Asynchronous Sequential Circuits - Reduction of State and Flow Tables - Race-Free State Assignment - Hazards - ASM Chart.

## L: 45 T: 15 Total: 60

## TEXT BOOK

1. M. Morris Mano, —Digital Designll, 3rd Edition, Pearson Education, 2007.

## REFERENCES

1. Charles H. Roth, -Fundamentals of Logic Designl, 5th Edition, Thomson Learning, 2003.
2. Donald D. Givone, —Digital Principles and Designll, Tata McGraw-Hill, 2007.

## BOOLEAN ALGEBRA AND MINIMIZATION

### 1.1 Introduction:

The English mathematician George Boole (1815-1864) sought to give symbolic form to Aristotle's system of logic. Boole wrote a treatise on the subject in 1854, titled An Investigation of the Laws of Thought, on Which Are Founded the Mathematical Theories of Logic and Probabilities, which codified several rules of relationship between mathematical quantities limited to one of two possible values: true or false, 1 or 0 . His mathematical system became known as Boolean algebra.

All arithmetic operations performed with Boolean quantities have but one of two possible
Outcomes: either 1 or 0 . There is no such thing as $\|2\|$ or $\|-1\|$ or $\|1 / 2\|$ in the Boolean world. It is a world in which all other possibilities are invalid by fiat. As one might guess, this is not the kind of math you want to use when balancing a checkbook or calculating current through a resistor.

However, Claude Shannon of MIT fame recognized how Boolean algebra could be applied to on-and-off circuits, where all signals are characterized as either \|high\| (1) or \|low\| (0). His1938 thesis, titled A Symbolic Analysis of Relay and Switching Circuits, put Boole's theoretical work to use in a way Boole never could have imagined, giving us a powerful mathematical tool for designing and analyzing digital circuits.

Like \|normall algebra, Boolean algebra uses alphabetical letters to denote variables. Unlike \|normall algebra, though, Boolean variables are always CAPITAL letters, never lowercase.

Because they are allowed to possess only one of two possible values, either 1 or 0 , each and every variable has a complement: the opposite of its value. For example, if variable $\|A\|$ has a value of 0 , then the complement of A has a value of 1 . Boolean notation uses a bar above the variable character to denote complementation, like this:

```
    If: }\quad\textrm{A}=
Then: "A}=
    If: A=1
Then: }\overline{A}=
```

In written form, the complement of $\|\mathrm{A}\|$ denoted as $\| \mathrm{A}$-not\| or \|A-barl. Sometimes a \|prime\| symbol is used to represent complementation. For example, A‘ would be the complement of A, much the same as using a prime symbol to denote differentiation in calculus rather than the fractional notation dot. Usually, though, the \|barll symbol finds more widespread use than the \|primell symbol, for reasons that will become more apparent later in this chapter.

### 1.2 Boolean Arithmetic:

Let us begin our exploration of Boolean algebra by adding numbers together:
$0+0=0$
$0+1=1$
$1+0=1$
$1+1=1$
The first three sums make perfect sense to anyone familiar with elementary addition. The

Last sum, though, is quite possibly responsible for more confusion than any other single statement in digital electronics, because it seems to run contrary to the basic principles of mathematics.

Well, it does contradict principles of addition for real numbers, but not for Boolean numbers. Remember that in the world of Boolean algebra, there are only two possible values for any quantity and for any arithmetic operation: 1 or 0 . There is no such thing as $\|2\|$ within the scope of Boolean values. Since the sum $\|1+1\|$ certainly isn't 0 , it must be 1 by process of elimination.
1.2.1 Addition - OR Gate Logic:

Boolean addition corresponds to the logical function of an \|OR\| gate, as well as to parallel switch contacts:

$$
0+0=0
$$


$0+1=1$

$1+0=1$

$1+1=1$


There is no such thing as subtraction in the realm of Boolean mathematics. Subtraction
Implies the existence of negative numbers: 5-3 is the same thing as $5+(-3)$, and in Boolean algebra negative quantities are forbidden. There is no such thing as division in Boolean mathematics, either, since division is really nothing more than compounded subtraction, in the same way that multiplication is compounded addition.
1.2.2 Multiplication - AND Gate logic

Multiplication is valid in Boolean algebra, and thankfully it is the same as in real-number algebra: anything multiplied by 0 is 0 , and anything multiplied by 1 remains unchanged:

$$
\begin{aligned}
& 0 \times 0=0 \\
& 0 \times 1=0 \\
& 1 \times 0=0 \\
& 1 \times 1=1
\end{aligned}
$$

This set of equations should also look familiar to you: it is the same pattern found in the truth table for an AND gate. In other words, Boolean multiplication corresponds to the logical function of an $\|$ AND $\|$ gate, as well as to series switch contacts:

$$
0 \times 0=0
$$



$0 \times 1=0$


$1 \times 0=0$

$1 \times 1=1$



### 1.2.3 Complementary Function - NOT gate Logic

Boolean complementation finds equivalency in the form of the NOT gate, or a normally closed switch or relay contact:
If: $\quad \mathrm{A}=0$
Then: $\bar{A}=1$

If: $\quad A=1$
Then: $\overline{\mathrm{A}}=0$



### 1.3 Boolean Algebraic Identities

In mathematics, an identity is a statement true for all possible values of its variable or variables. The algebraic identity of $\mathrm{x}+0=\mathrm{x}$ tells us that anything ( x ) added to zero equals the original \|anything,\| no matter what value that \|anything\| (x) may be. Like ordinary algebra, Boolean algebra has its own unique identities based on the bivalent states of Boolean variables.

The first Boolean identity is that the sum of anything and zero is the same as the original |lanything.| This identity is no different from its real-number algebraic equivalent:

$$
A+O=A
$$




No matter what the value of $A$, the output will always be the same: when $A=1$, the output will also be 1 ; when $\mathrm{A}=0$, the output will also be 0 .

The next identity is most definitely different from any seen in normal algebra. Here we discover that the sum of anything and one is one:


No matter what the value of $A$, the sum of $A$ and 1 will always be 1 . In a sense, the $\|1\|$
signal overrides the effect of A on the logic circuit, leaving the output fixed at a logic level of 1 .
Next, we examine the effect of adding A and A together, which is the same as connecting both inputs of an OR gate to each other and activating them with the same signal:

$$
\mathrm{A}+\mathbf{A}=\mathrm{A}
$$



In real-number algebra, the sum of two identical variables is twice the original variable's
value ( $x+x=2 x$ ), but remember that there is no concept of $\|2\|$ in the world of Boolean math, only 1 and 0 , so we cannot say that $\mathrm{A}+\mathrm{A}=2 \mathrm{~A}$. Thus, when we add a Boolean quantity to itself, the sum is equal to the original quantity: $0+0=0$, and $1+1=1$.

Introducing the uniquely Boolean concept of complementation into an additive identity, we find an interesting effect. Since there must be one $\|1\|$ value between any variable and its complement, and since the sum of any Boolean quantity and 1 is 1 , the sum of a variable and its complement must be 1 :


Four multiplicative identities: $\mathrm{Ax} 0, \mathrm{Ax} 1, \mathrm{AxA}$, and $\mathrm{AxA}^{‘}$. Of these, the first two are no different from their equivalent expressions in regular algebra:

$$
0 \mathrm{~A}=0
$$



$1 A=A$



The third multiplicative identity expresses the result of a Boolean quantity multiplied by itself. In normal algebra, the product of a variable and itself is the square of that variable ( $3 \times 3=$ $32=9$ ). However, the concept of $\|$ squarell implies a quantity of 2 , which has no meaning in Boolean algebra, so we cannot say that AxA = A2. Instead, we find that the product of a Boolean quantity and itself is the original quantity, since $0 \times 0=0$ and
$1 \times 1=1$ :
$\mathrm{AA}=\mathrm{A}$



The fourth multiplicative identity has no equivalent in regular algebra because it uses the complement of a variable, a concept unique to Boolean mathematics. Since there must be one $\|0\|$ value between any variable and its complement, and since the product of any Boolean quantity and 0 is 0 , the product of a variable and its complement must be 0 :

$$
\mathrm{A} \overline{\mathrm{~A}}=0
$$



## Multiplicative

$$
\begin{aligned}
& 0 \mathrm{~A}=0 \\
& 1 \mathrm{~A}=\mathrm{A} \\
& \mathrm{AA}=\vec{A} \\
& \overline{\mathrm{AA}}=0
\end{aligned}
$$

### 1.4 Principle of Duality:

It states that every algebraic expression is deducible from the postulates of Boolean algebra, and it remains valid if the operators \& identity elements are interchanged. If the inputs of a NOR gate are inverted we get a AND equivalent circuit. Similarly when the inputs of a NAND gate are inverted, we get a OR equivalent circuit.

This property is called DUALITY.
1.5 Theorems of Boolean algebra:

The theorems of Boolean algebra can be used to simplify many a complex Boolean expression and also to transform the given expression into a more useful and meaningful equivalent expression. The theorems are presented as pairs, with the two theorems in a given pair being the dual of each other. These theorems can be very easily verified by the method of _perfect induction'. According to this method, the validity of the expression is tested for all possible combinations of values of the variables involved. Also, since the validity of the theorem is based on its being true for all possible combinations of values of variables, there is no reason why a variable cannot be replaced with its complement, or vice versa, without disturbing the validity. Another important point is that, if a given expression is valid, its dual will also be valid
(a) $0 . X=0$ and (b) $1+X=1$

Where X is not necessarily a single variable - it could be a term or even a large expression.

Theorem 1(a) can be proved by substituting all possible values of $X$, that is, 0 and 1 , into the given expression and checking whether the LHS equals the RHS:

- For $\mathrm{X}=0$, LHS $=0 . \mathrm{X}=0.0=0=$ RHS.
- For $\mathrm{X}=1, \mathrm{LHS}=0.1=0=$ RHS.

Thus, $0 . X=0$ irrespective of the value of $X$, and hence the proof.

Theorem 1(b) can be proved in a similar manner. In general, according to theorem 1,
$0 .($ Boolean expression $)=0$ and $1+($ Boolean expression $)=1$.

For example: $0 .(A \cdot B+B \cdot C+C \cdot D)=0$ and $1+(A \cdot B+B \cdot C+C \cdot D)=1$, where $A, B$ and $C$ are Boolean variables.
1.5.2 Theorem 2 (Operations with $\quad 0^{\prime}$ and $\quad 1^{\text {‘ }}$ )
(a) 1. $\mathrm{X}=\mathrm{X}$ and (b) $0+\mathrm{X}=\mathrm{X}$
where X could be a variable, a term or even a large expression. According to this theorem, ANDing a Boolean expression to $1^{\text {‘ }}$ or ORing ${ }_{\infty} 0^{‘}$ to it makes no difference to the expression:
$\cdot$ For $\mathrm{X}=0, \quad$ LHS $=1.0=0=$ RHS.

- For $\mathrm{X}=1, \mathrm{LHS}=1.1=1=$ RHS.

Also,

1. $($ Boolean expression $)=$ Boolean expression and $0+($ Boolean expression $)=$ Boolean expression.

For example,

$$
\text { 1. }(\mathrm{A}+\mathrm{B} \cdot \mathrm{C}+\mathrm{C} \cdot \mathrm{D})=0+(\mathrm{A}+\mathrm{B} \cdot \mathrm{C}+\mathrm{C} \cdot \mathrm{D})=\mathrm{A}+\mathrm{B} \cdot \mathrm{C}+\mathrm{C} \cdot \mathrm{D}
$$

1.5.3 Theorem 3 (Idempotent or Identity Laws)
(a) $\mathrm{X} . \mathrm{X} . \mathrm{X} \ldots \ldots . \mathrm{X}=\mathrm{X}$
and
(b) $\mathrm{X}+\mathrm{X}+\mathrm{X}+\cdots+\mathrm{X}=\mathrm{X}$

Theorems 3(a) and (b) are known by the name of idempotent laws, also known as identity laws.

Theorem 3(a) is a direct outcome of an AND gate operation, whereas theorem 3(b) represents an OR gate operation when all the inputs of the gate have been tied together. The scope of idempotent laws can be expanded further by considering X to be a term or an expression. For example, let us apply idempotent laws to simplify the following Boolean expression:

$$
\begin{aligned}
(A \cdot \bar{B} \cdot \bar{B}+C \cdot C) \cdot(A \cdot \bar{B} \cdot \bar{B}+A \cdot \bar{B}+C \cdot C) & =(A \cdot \bar{B}+C) \cdot(A \cdot \bar{B}+A \cdot \bar{B}+C) \\
& =(A \cdot \bar{B}+C) \cdot(A \cdot \bar{B}+C)=A \cdot \bar{B}+C
\end{aligned}
$$

1.5.4 Theorem 4 (Complementation Law)
(a) $\mathrm{X} \_X=0$ and
(b) $X+X=1$

According to this theorem, in general, any Boolean expression when ANDed to its complement yields a $\quad 0^{〔}$ and when ORed to its complement yields a $1^{〔}$, irrespective of the complexity of the expression:

- For $X=0, \bar{X}=1$. Therefore, $X \cdot \bar{X}=0.1=0$.
- For $X=1, \bar{X}=0$. Therefore, $X \cdot \bar{X}=1.0=0$.

Hence, theorem 4(a) is proved. Since theorem 4(b) is the dual of theorem 4(a), its proof is implied.

The example below further illustrates the application of complementation laws:
$(A+B . C)(\overline{A+B . C})=0$ and $(A+B . C)+(\overline{A+B . C})=1$

### 1.5.5 Theorem 5 (Commutative property)

Mathematical identity, called a \|property\| or a \|law, \| describes how differing
variables relate to each other in a system of numbers. One of these properties is known as
the commutative property, and it applies equally to addition and multiplication. In essence, the commutative property tells us we can reverse the order of variables that are either added together or multiplied together without changing the truth of the expression:

Commutative property of addition
$A+B=B+A$

Commutative property of multiplication

$$
\mathrm{AB}=\mathrm{BA}
$$

### 1.5.6 Theorem 6 (Associative Property)

The Associative Property, again applying equally well to addition and multiplication. This property tells us we can associate groups of added or multiplied variables together with parentheses without altering the truth of the equations.

Associative property of addition
$\mathrm{A}+(\mathrm{B}+\mathrm{C})=(\mathrm{A}+\mathrm{B})+\mathrm{C}$

Associative property of multiplication
$\mathrm{A}(\mathrm{BC})=(\mathrm{AB}) \mathrm{C}$

### 1.5.7 Theorem 7 (Distributive Property)

The Distributive Property, illustrating how to expand a Boolean expression formed by the product of a sum, and in reverse shows us how terms may be factored out of Boolean sums-ofproducts:

Distributive property

$$
A(B+C)=A B+A C
$$

1.5.8 Theorem 8 (Absorption Law or Redundancy Law)
(a) $X+X . Y=X$ and
(b) $\mathrm{X} .(\mathrm{X}+\mathrm{Y})=\mathrm{X}$

The proof of absorption law is straightforward:

Theorem 8(b) is the dual of theorem 8(a) and hence stands proved.

The crux of this simplification theorem is that, if a smaller term appears in a larger term, then the larger term is redundant. The following examples further illustrate the underlying concept:

$$
A+A \cdot \bar{B}+A \cdot \bar{B} \cdot \bar{C}+A \cdot \bar{B} \cdot C+\bar{C} \cdot B \cdot A=A
$$

and

$$
(\bar{A}+B+\bar{C}) \cdot(\bar{A}+B) \cdot(C+B+\bar{A})=\bar{A}+B
$$

1.5.9 Demorgan's Theorem

De-Morgan was a great logician and mathematician. He had contributed much to logic. Among his contribution the following two theorems are important

### 1.5.9.1 De-Morgan's First Theorem

It States that -The complement of the sum of the variables is equal to the product of the complement of each variablell. This theorem may be expressed by the following Boolean expression.

$$
\overline{\mathbf{A}+\mathbf{B}}=\overline{\mathbf{A}} \cdot \overline{\mathbf{B}}
$$

$\left.\begin{array}{|l|l|l|l|l|l|l|}\hline \text { A } & \text { B } & \text { A+B } & \bar{A} \overline{A+B} & \bar{A} & \bar{B} & \bar{A} \cdot \bar{A} \cdot \bar{B} \\ \text { R.H.S.S.S }\end{array}\right]$
1.5.9.2

De-Morgan's Second Theorem

It states that the -Complement of the product of variables is equal to the sum of complements of each individual variablesll. Boolean expression for this theorem is

1.6 Boolean Function

Boolean functions are represented in various forms. The two popular forms are truth tables and Venn diagrams. Truth tables represent functions in a tabular form, while Venn diagrams provide a graphic representation. In addition, there are two algebraic representations known as the standard (or normal) form and the canonical form.

Draw the truth table for $Z=A B^{\prime}+\mathrm{A}^{\prime} C+A^{\prime} B^{\prime} C$.
There are three component variables: $A, B$, and $C$. Hence, there will be $2^{3}=8$ combinations of values. These eight combinations are shown in the first three columns of Table 2.2. These combinations correspond to binary numbers 000 through 111 , or $(0)_{10}$ through (7) $)_{10}$.

To evaluate $Z$ in the example function, knowing the values for $A, B$, and $C$ at each row of the truth table (Table 2.2), we would first generate values for $A^{\prime}$ and $B^{\prime}$ and then generate values for $A B^{\prime}, A^{\prime} C$ and $A^{\prime} B^{\prime} C$ by ANDing the values in the appropriate columns for each row. Finally, we would derive the value of $Z$ by ORing the values in the last three columns for each row. Note that evaluating $A^{\prime} B^{\prime} C$ corresponds to ANDing $A^{\prime}$ and $B^{\prime}$ values, followed by ANDing the value of $C$. Similarly, if more than two values are to be ORed, they are ORed $\mathrm{Z}=\mathrm{AB}^{‘}+\mathrm{A}^{\prime} \mathrm{C}+\mathrm{A}^{`} \mathrm{~B}^{`} \mathrm{C}^{‘}$

| $A$ | $B$ | $C$ | $A^{\prime}$ | $B^{\prime}$ | $A B^{\prime}$ | $A^{\prime} C$ | $A^{\prime} B^{\prime} C$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

### 1.7 Canonical Form of Boolean Expressions

An expanded form of Boolean expression, where each term contains all Boolean variables in their true or complemented form, is also known as the canonical form of the expression. As an illustration, $f(A \cdot B, C)=\bar{A} \cdot \bar{B} \cdot \bar{C}+\bar{A} \cdot \bar{B} \cdot C+A \cdot B \cdot C$ is a Boolean function of three variables expressed in canonical form. This function after simplification reduces to $\bar{A} \cdot \bar{B}+A \cdot B \cdot C$ and loses its canonical form.

### 1.7.1 MIN TERMS AND MAX TERMS

Any boolean expression may be expressed in terms of either minterms or maxterms. To do this we must first define the concept of a literal. A literal is a single variable within a term which may or may not be complemented. For an expression with N variables, minterms and maxterms are defined as follows :

- A minterm is the product of N distinct literals where each literal occurs exactly once.
- A maxterm is the sum of N distinct literals where each literal occurs exactly once. Product-of-Sums Expressions


### 1.7.2 Standard Forms

A product-of-sums expression contains the product of different terms, with each term being either a single literal or a sum of more than one literal. It can be obtained from the truth table by considering those input combinations that produce a logic $\quad 0^{〔}$ at the output. Each such input combination gives a term, and the product of all such terms gives the expression. Different terms are obtained by taking the sum of the corresponding literals. Here, $0^{\circ}$ and _1' respectively mean the uncomplemented and complemented variables, unlike sum-of-products expressions where $0^{\circ}$ and $=1^{\text {' }}$ respectively mean complemented and uncomplemented variables.

Since each term in the case of the product-of-sums expression is going to be the sum of literals, this implies that it is going to be implemented using an OR operation. Now, an OR gate produces a logic $=^{\prime}$ only when all its inputs are in the logic $0^{\prime}$ state, which means that the first term corresponding to the second row of the truth table will be $\mathrm{A}+\mathrm{B}+\mathrm{C}$. The product-of-sums Boolean expression for this truth table is given by Transforming the given product-of-sums expression into an equivalent sum-of-products expression is a straightforward process. Multiplying out the
given expression and carrying out the obvious simplification provides the equivalent sum-ofproducts expression:

A given sum-of-products expression can be transformed into an equivalent product-of-sums expression by (a) taking the dual of the given expression, (b) multiplying out different terms to get the sum-of products form, (c) removing redundancy and (d) taking a dual to get the equivalent product-of-sums expression. As an illustration, let us find the equivalent product-ofsums expression of the sum-of products expression
$A \cdot B+\bar{A} \cdot \bar{B}$
The dual of the given expression $=(A+B) \cdot(\bar{A}+\bar{B})$ :
$(A+B) \cdot(\bar{A}+\bar{B})=A \cdot \bar{A}+A \cdot \bar{B}+B \cdot \bar{A}+B \cdot \bar{B}=0+A \cdot \bar{B}+B \cdot \bar{A}+0=A \cdot \bar{B}+\bar{A} \cdot B$
The dual of $(A \cdot \bar{B}+\bar{A} \cdot B)=(A+\bar{B}) \cdot(\bar{A}+B)$. Therefore

$$
A \cdot B+\bar{A} \cdot \bar{B}=(A+\bar{B}) \cdot(\bar{A}+B)
$$

1.8 Minimization Technique

The primary objective of all simplification procedures is to obtain an expression that has the minimum number of terms. Obtaining an expression with the minimum number of literals is usually the secondary objective. If there is more than one possible solution with the same number of terms, the one having the minimum number of literals is the choice.

There are several methods for simplification of Boolean logic expressions. The process is usually called logic minimizationll and the goal is to form a result which is efficient. Two methods we will discuss are algebraic minimization and Karnaugh maps. For very complicated problems the former method can be done using special software analysis programs. Karnaugh maps are also limited to problems with up to 4 binary inputs. The Quine-McCluskey tabular method is used for more than 4 binary inputs.
1.9 Karnaugh Map Method

Maurice Karnaugh, a telecommunications engineer, developed the Karnaugh map at Bell Labs in 1953 while designing digital logic based telephone switching circuits.

Karnaugh maps reduce logic functions more quickly and easily compared to Boolean
algebra. By reduce we mean simplify, reducing the number of gates and inputs. We like to simplify logic to a lowest cost form to save costs by elimination of components. We define lowest cost as being the lowest number of gates with the lowest number of inputs per gate.

A Karnaugh map is a graphical representation of the logic system. It can be drawn directly from either minterm (sum-of-products) or maxterm (product-of-sums) Boolean expressions. Drawing a Karnaugh map from the truth table involves an additional step of writing the minterm or maxterm expression depending upon whether it is desired to have a minimized sum-of-products or a minimized product of-sums expression

### 1.9.1 Construction of a Karnaugh Map

An n-variable Karnaugh map has 2 n squares, and each possible input is allotted a square. In the case of a minterm Karnaugh map, $„ 1^{\prime}$ is placed in all those squares for which the output is $=^{\prime}$, and $=_{0}{ }^{6}$ is placed in all those squares for which the output is $0^{〔}$. 0s are omitted for simplicity. An $=^{X^{‘}}$ is placed in squares corresponding to _don't care‘ conditions. In the case of a maxterm Karnaugh map, a $=^{\text { }}$ is placed in all those squares for which the output is ${ }_{=} 0^{〔}$, and a $=^{\circ}$ is placed for input entries corresponding to a $=1^{\text {‘ }}$ output. Again, 0 s are omitted for simplicity, and an $X^{\text {‘ }}$ is placed in squares corresponding to ${ }^{\text {don't care }}$ conditions. The choice of terms identifying different rows and columns of a Karnaugh map is not unique for a given number of variables. The only condition to be satisfied is that the designation of adjacent rows and adjacent columns should be the same except for one of the literals being complemented. Also, the extreme rows and extreme columns are considered adjacent.

Some of the possible designation styles for two-, three- and four-variable minterm Karnaugh maps are shown in the figure below.

The style of row identification need not be the same as that of column identification as long as it meets the basic requirement with respect to adjacent terms. It is, however, accepted practice to adopt a uniform style of row and column identification. Also, the style shown in the figure below is more commonly used. A similar discussion applies for maxterm Karnaugh maps. Having drawn the Karnaugh map, the next step is to form groups of 1 s as per the following guidelines:

1. Each square containing a 1' $^{\text {‘ must }}$ be considered at least once, although it can be considered as often as desired.
2. The objective should be to account for all the marked squares in the minimum number of groups.
3. The number of squares in a group must always be a power of 2 , i.e. groups can have 1,2 , 4_ 8, 16, squares.
4. Each group should be as large as possible, which means that a square should not be accounted for by itself if it can be accounted for by a group of two squares; a group of two squares should not be made if the involved squares can be included in a group of four squares and so on.
5. =Don't care' entries can be used in accounting for all of 1 -squares to make optimum groups. They are marked $=X^{‘}$ in the corresponding squares. It is, however, not necessary to account for all _don't care' entries. Only such entries that can be used to advantage should be used.

(a)

(b)

(c)

(d)

Fig 1.9.1 Two variable K Map


Fig 1.9.2 Three variable K Map

(a)

(b)

(c)

(d)

Fig 1.9.3 Four variable K Map


Fig 1.9.4 Different Styles of row and column identification
Having accounted for groups with all 1s, the minimum _sum-of-products‘ or _product-of-sums ${ }^{\text {© }}$ expressions can be written directly from the Karnaugh map. Minterm Karnaugh map and Maxterm Karnaugh map of the Boolean function of a two-input OR gate. The Minterm and Maxterm Boolean expressions for the two-input OR gate are as follows:

$$
Y=A+B \text { (maxterm or product-of-sums) }
$$

$Y=\bar{A} \cdot B+A \cdot \bar{B}+A \cdot B$ (minterm or sum-of-products)

Truth table

| $A$ | $B$ | $Y$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | $i$ |
| 1 | 1 | 1 |



Súm-of-products K-map


Product-of-sums K-map

Minterm Karnaugh map and Maxterm Karnaugh map of the three variable Boolean function

$$
\begin{gathered}
Y=\bar{A} \cdot \bar{B} \cdot \bar{C}+\bar{A} \cdot B \cdot \bar{C}+A \cdot \bar{B} \cdot \bar{C}+A \cdot B \cdot \bar{C} \\
Y=(\bar{A}+\bar{B}+\bar{C}) \cdot(\bar{A}+B+\bar{C}) \cdot(A+\bar{B}+\bar{C}) \cdot(A+B+\bar{C})
\end{gathered}
$$

| $A$ | $B$ | $C$ | $Y$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |



The truth table, Minterm Karnaugh map and Maxterm Karnaugh map of the four variable Boolean function

$$
\begin{gathered}
Y=\bar{A} \cdot \bar{B} \cdot \bar{D}+\bar{A} \cdot \bar{B} \cdot \vec{C} \cdot D+\vec{A} \cdot B \cdot \bar{C} \cdot \bar{D}+\vec{A} \cdot \vec{C} \cdot D+A \cdot \bar{B} \cdot \bar{D}+A \cdot \bar{B} \cdot \bar{C} \cdot D+B \cdot \bar{C} \cdot \bar{D}+A \cdot B \cdot \bar{C} \cdot D \\
Y=(A+B+\bar{C}+D) \cdot(A+B+\bar{C}+\bar{D}) \cdot(A+\bar{B}+\bar{C}+D)(A+\bar{B}+\bar{C}+\bar{D}) \\
(\bar{A}+B+\bar{C}+D)(\bar{A}+B+\bar{C}+\bar{D}) \cdot(\bar{A}+\bar{B}+\bar{C}+D) \cdot(\bar{A}+\bar{B}+\bar{C}+\bar{D})
\end{gathered}
$$

To illustrate the process of forming groups and then writing the corresponding minimized Boolean expression, The below figures respectively show minterm and maxterm Karnaugh maps for the Boolean functions expressed by the below equations. The minimized expressions as deduced from Karnaugh maps in the two cases are given by Equation in the case of the minterm Karnaugh map and Equation in the case of the maxterm Karnaugh map:

$$
\begin{gathered}
Y=\bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \bar{D}+\bar{A} \cdot \bar{B} \cdot C \cdot \bar{D}+\bar{A} \cdot B \cdot \bar{C} \cdot D+\bar{A} \cdot B \cdot C \cdot D+A \cdot \bar{B} \cdot \bar{C} \cdot \bar{D}+A \cdot \bar{B} \cdot C \cdot \bar{D}+A \cdot B \cdot \bar{C} \cdot D+A \cdot B \cdot C \cdot D \\
Y=(A+B+C+\bar{D}) \cdot(A+B+\bar{C}+\bar{D}) \cdot(A+\bar{B}+C+D) \cdot(A+\bar{B}+C+\bar{D}) \cdot(A+\bar{B}+\bar{C}+\bar{D}) \\
\cdot(A+\bar{B}+\bar{C}+D) \cdot(\bar{A}+\bar{B}+C+\bar{D}) \cdot(\bar{A}+\bar{B}+\bar{C}+\bar{D}) \cdot(\bar{A}+B+C+\bar{D}) \cdot(\bar{A}+B+\bar{C}+\bar{D}) \\
Y=\bar{B} \cdot \bar{D}+B \cdot D \\
Y=\bar{D} \cdot(A+\bar{B})
\end{gathered}
$$

Truth table

| $A$ | $B$ | $C$ | $D$ | $Y$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |


|  | $\overline{\mathrm{C}} \mathrm{D}$. | $\stackrel{\text { Cb }}{ }$ | CD | $\bar{C} \bar{D}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\bar{A} \bar{B}$ | 1 | 1 |  |  |
| $\overline{\text { A }}$ B | 1. | 1 |  |  |
| ${ }^{\text {AB }}$ | 1 | 1 |  |  |
| $\stackrel{A}{\text { B }}$ | 1. | 1 |  |  |


|  | $\dot{\mathrm{C}}+\overline{\mathrm{D}}$ | $\overline{\mathrm{C}}+\mathrm{D}$ | $\mathrm{C}+\mathrm{D}$ | $\mathrm{C}+\overline{\mathrm{D}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{A}}+\overline{\mathrm{B}}$ | 1 | 1 |  |  |  |
| $\overline{\mathrm{~A}}+\mathrm{B}$ | 1 | 1 |  |  |  |
| $\mathrm{~A}+\mathrm{B}$ | 1 | 1 |  |  |  |
| $\mathrm{~A}+\stackrel{\rightharpoonup}{\mathrm{B}}$ | 1 | 1 |  |  |  |
|  | Product-of-sums K-map |  |  |  |  |


(a)

$\mathrm{Y}=\overline{\mathrm{D}} .(\mathrm{A}+\overline{\mathrm{B}})$
(b)

Group formation in minterm and maxterm Karnaugh maps.

### 1.10 Quine-McCluskey Tabular Method

The Quine-McCluskey tabular method of simplification is based on the complementation theorem, which says that

$$
X . Y+X . \bar{Y}=X
$$

where X represents either a variable or a term or an expression and Y is a variable. This theorem implies that, if a Boolean expression contains two terms that differ only in one variable, then they can be combined together and replaced with a term that is smaller by one literal. The same procedure is applied for the other pairs of terms wherever such a reduction is possible. All these terms reduced by one literal are further examined to see if they can be reduced further. The process continues until the terms become irreducible. The irreducible terms are called prime implicants. An optimum set of prime implicants that can account for all the original terms then constitutes the minimized expression. The technique can be applied equally well for minimizing sum-of-products and product of-
sums expressions and is particularly useful for Boolean functions having more than six variables as it can be mechanized and run on a computer. On the other hand, the Karnaugh mapping method, to be discussed later, is a graphical method and becomes very cumbersome when the number of variables exceeds six. The step-by-step procedure for application of the tabular method for minimizing Boolean expressions,both sum-of-products and product-of-sums, is outlined as follows:

1. The Boolean expression to be simplified is expanded if it is not in expanded form.
2. Different terms in the expression are divided into groups depending upon the number of 1 s they have.


The reverse is true in the case of a product-of-sums expression. The groups are then arranged, beginning with the group having the least number of 1 s in its included terms. Terms within the same group are arranged in ascending order of the decimal numbers represented by these terms. As an illustration, consider the expression

$$
A \cdot B \cdot C+\bar{A} \cdot B \cdot C+A \cdot \bar{B} \cdot \bar{C}+A \cdot \bar{B} \cdot C+\bar{A} \cdot \bar{B} \cdot \bar{C}
$$

| $\bar{A} \cdot \bar{B} \cdot \bar{C}$ | $000=$ First group |
| :--- | :--- |
| $\bar{A} \cdot \bar{B} \cdot \bar{C}$ | 100 Second group |
| $\overline{\bar{A}, \bar{B} \cdot \bar{C}}$ | $\rightarrow 011$ Third group: |


| $\overline{A \cdot} \cdot \bar{B} \cdot C$ | 101 |
| :--- | :--- |
| $\overline{A B C}$ | $.111 \overline{\text { Fourth group }}$ |

As another illustration, consider a product-of-sums expression given by

$$
\begin{aligned}
& (\bar{A}+\bar{B}+\bar{C}+\bar{D}) \cdot(\bar{A}+\bar{B}+\bar{C}+D) \cdot(\bar{A}+B+\bar{C}+D) \cdot(A+B+\bar{C}+\bar{D}) \cdot(A+B+C+D) . \\
& \quad(A+\bar{B}+\bar{C}+\bar{D} \cdot(A+\bar{B}+C+\bar{D})
\end{aligned}
$$

The formation of groups and the arrangement of terms within different groups for the product-of sums expression are as follows:

| $A \cdot B \cdot C \cdot D$ | 0000 |
| :--- | :---: |
| - |  |
| $A \cdot B \cdot \bar{C} \cdot \bar{D}$ | 0011 |
| $A \cdot \bar{B} \cdot C \cdot \bar{D}$ | 0101 |
| $\bar{A} \cdot \bar{B} \cdot \bar{C} \cdot D$ | $\longrightarrow$ |
| - | 1010 |
| $A \cdot \bar{B} \cdot \bar{C} \cdot \bar{D}$ |  |
| $\bar{A} \cdot \bar{B} \cdot \bar{C} \cdot D$ | 0111 |
| $\bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \bar{D}$ | 1110 |

It may be mentioned here that the Boolean expressions that we have considered above did not contain any optional terms. If there are any, they are also considered while forming groups. This completes the first table.
3. The terms of the first group are successively matched with those in the next adjacent higher order group to look for any possible matching and consequent reduction. The terms are considered matched when all literals except for one match. The pairs of matched terms are replaced with a single term where the position of the unmatched literals is replaced with a dash (-). These new terms formed as a result of the matching process find a place in the second table. The terms in the first table that do not find a match are called the prime implicants and are marked with an asterisk (*). The matched terms are ticked (_).
4. Terms in the second group are compared with those in the third group to look for a possible match.

Again, terms in the second group that do not find a match become the prime implicants.
5. The process continues until we reach the last group. This completes the first round of matching.

The terms resulting from the matching in the first round are recorded in the second table.
6. The next step is to perform matching operations in the second table. While comparing the terms for a match, it is important that a dash (-) is also treated like any other literal, that is, the dash signs also need to match. The process continues on to the third table, the fourth table and so on until the terms become irreducible any further.
7. An optimum selection of prime implicants to account for all the original terms constitutes the terms for the minimized expression. Although optional (also called _don't care') terms are considered for matching, they do not have to be accounted for once prime implicants have been identified.

Let us consider an example. Consider the following sum-of-products expression:

$$
\bar{A} \cdot B \cdot C+\bar{A} \bar{B} \cdot D+A \bar{C} \cdot D+B \bar{C} \bar{D}+\bar{A} \cdot B \cdot \bar{C} \cdot D
$$

In the first step, we write the expanded version of the given expression. It can be written as follows:

$$
\begin{aligned}
\bar{A} \cdot B \cdot C \cdot D & +\bar{A} \cdot B \cdot C \cdot \bar{D}+\bar{A} \cdot \vec{B} \cdot C \cdot D+\bar{A} \cdot \bar{B} \cdot \bar{C} \cdot D+A \cdot B \cdot \bar{C} \cdot D+A \cdot \bar{B} \cdot \bar{C} \cdot D+A \cdot B \cdot \bar{C} \cdot \bar{D} \\
& +\bar{A} \cdot B \cdot \vec{C} \cdot \bar{D}+\bar{A} \cdot B \cdot \bar{C} \cdot D
\end{aligned}
$$

The formation of groups; the placement of ferms in different groups and the first-round matching are. shown as follows:

| A | B | C | D |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 |


| A | B | C | D |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | $\gamma$ |
| 0 | 1 | 0 | 0 | $\checkmark$ |
| 0 | 0 | 1 | 1 | $\checkmark$ |
| 0 | 1 | 0 | 1 | $\checkmark$ |
| 0 | 1 | 1 | 0 | $\varangle$ |
| 1 | 0 | 0 | 1 | $\boxed{ }$ |
| 1 | 1 | 0 | 0 | $\checkmark$ |
| 0 | 1 | 1 | 1 | $\checkmark$ |
| 1 | 1 | 0 | 1 | $\checkmark$ |



The second round of matching begins with the table shown on the previous page. Each term in the first group is compared with every term in the second group. For instance, the first term in the first group $00-1$ matches with the second term in the second group $01-1$ to yield $0-1$, which is recorded in the table shown below. The process continues until all terms have been compared for a possible match. Since this new table has only one group, the terms contained therein are all prime implicants. In the present example, the terms in the first and second tables have all found a match. But that is not always the case.


The next table is what is known as the prime implicant table. The prime implicant table contains all the original terms in different columns and all the prime implicants recorded in different rows as shown below:

| 0001 | 0011 | 0100 | 0101 | 0110 | . 0111 | 1001. | 1100 | 1101 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\checkmark$ | $\ddot{\gamma}$ |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\gamma$ | 0-- - 1 | $\dot{P} \rightarrow \bar{A}$ |
| $\checkmark$ |  |  | 1 |  | $\nabla$ |  |  |  | $--01$ | $Q \rightarrow \bar{C} D$ |
|  |  | $\checkmark$ | S |  |  |  |  |  | 01-- | $R \rightarrow \bar{A}$ |
|  |  | 8 | $\varnothing$ |  |  |  |  | 8 | -10- | $\overleftrightarrow{S} \rightarrow \bar{B} \bar{C}$ |

Each prime implicant is identified by a letter. Each prime implicant is then examined one by one and the terms it can account for are ticked as shown. The next step is to write a product-of-sums expression using the prime implicants to account for all the terms. In the present illustration, it is given as follows.
$(P+Q) \cdot(P) \cdot(R+S) \cdot(P+Q+R+S) \cdot(R) \cdot(P+R) \cdot(Q) \cdot(S) \cdot(Q+S)$

Obvious simplification reduces this expression to PQRS which can be interpreted to mean that all prime implicants, that is, $P, Q, R$ and $S$, are needed to account for all the original terms.
Therefore, the minimized expression $=\bar{A} \cdot D+\bar{C} \cdot D+\bar{A} \cdot B+B \cdot \bar{C}$
What has been described above is the formal method of determining the optimum set of prime implicants. In most of the cases where the prime implicant table is not too complex, the exercise can be done even intuitively. The exercise begins with identification of those terms that can be accounted for by only a single prime implicant. In the present example, 0011, 0110, 1001 and 1100 are such terms. As a result, P, Q, R and S become the essential prime implicants. The next step is to find out if any terms have not been covered by the essential prime implicants. In the present case, all terms have been covered by essential prime implicants. In fact, all prime implicants are essential prime implicants in the present example. As another illustration, let us consider a product-of-sums expression given by

$$
(\bar{A}+\bar{B}+\bar{C}+\bar{D}) \cdot(\bar{A}+\bar{B}+\bar{C}+D) \cdot(\bar{A}+\bar{B}+C+\bar{D}) \cdot(A+\bar{B}+\bar{C}+\bar{D}) \cdot(A+\bar{B}+C+\bar{D})
$$

The procedure is similar to that described for the case of simplification of sum-of-products expressions.

The resulting tables leading to identification of prime implicants are as follows:


| $A$ | $B$ | $C$ | $D$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 1 | $\checkmark$ |
| 0 | 1 | 1 | 1 | $\checkmark$ |
| 1 | 1 | 0 | 1 | $\checkmark$ |
| 1 | 1 | 1 | 0 | $\checkmark$ |
| 1 | 1 | 1 | 1 | . |


| A | B | C | D |  | A | $B$ | C | D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | - | 1 | $\checkmark$ | - | 1 | - | 1 | * |
| - | 1 | 0 | 1 | $\checkmark$ |  |  |  |  |  |
| - | 1 | 1 | 1 | $\checkmark$ |  |  |  |  |  |
| 1 | 1 | - | 1 | $\checkmark$ |  |  |  |  |  |
| 1 | 1 | 1 | - | * |  |  |  |  |  |

The prime implicant table is constructed after all prime implicants have been identified to look for the optimum set of prime implicants needed to account for all the original terms. The prime implicant table shows that both the prime implicants are the essential ones:

| 0101 | 0111 | 1101 | 1110 | 1111 | Prime implicants |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | $\checkmark$ | $\checkmark$ | $111-$ |
| $\checkmark$ | $\checkmark$ | $\checkmark$ |  | $\checkmark$ | $-1-1$ |

The minimized expression $=(\bar{A}+\bar{B}+\bar{C}) \cdot(\bar{B}+\bar{D})$.

### 1.11 Universal Gates

OR, AND and NOT gates are the three basic logic gates as they together can be used to construct the logic circuit for any given Boolean expression. NOR and NAND gates have the property that they individually can be used to hardware-implement a logic circuit corresponding to any given Boolean expression. That is, it is possible to use either only NAND gates or only NOR gates to implement any Boolean expression. This is so because a combination of NAND gates or a combination of NOR gates can be used to perform functions of any of the basic logic gates. It is for this reason that NAND and

NOR gates are universal gates. As an illustration, Fig. 4.24 shows how two-input NAND gates can be used to construct a NOT circuit, a two-input AND gate and a two-input OR gate. Figure shows the same using NOR gates. Understanding the conversion of NAND to OR and NOR to AND requires the use of DeMorgan's theorem, which is discussed in Chapter 6 on Boolean algebra.

These are gates where we need to connect an external resistor, called the pull-up resistor, between the output and the DC power supply to make the logic gate perform the intended logic function. Depending on the logic family used to construct the logic gate, they are referred to as gates with open collector output (in the case of the TTL logic family) or open drain output (in the case of the MOS logic family). Logic families are discussed in detail in Chapter 5. The advantage of using open collector/open drain gates lies in their capability of providing an

ANDing operation when outputs of several gates are tied together through a common pull-up resistor,


Fig 1.11.1 Implementation of basic logic gates using only NAND gates.
without having to use an AND gate for the purpose. This connection is also referred to as WIREAND connection. Figure shows such a connection for open collector NAND gates. The output in this case would be
$Y=\overline{A B} \cdot \overline{C D} \cdot \overline{E F}$

(a)

(b)

(c)

(a)

WIRE-AND connection with open collector/drain devices.

The disadvantage is that they are relatively slower and noisier. Open collector/drain devices are therefore not recommended for applications where speed is an important consideration.

The Exclusive-OR function

One element conspicuously missing from the set of Boolean operations is that of Exclusive-OR. Whereas the OR function is equivalent to Boolean addition, the AND function to Boolean multiplication, and the NOT function (inverter) to Boolean complementation, there is no direct Boolean equivalent for Exclusive-OR. This hasn't stopped people from developing a symbol to represent it, though:


This symbol is seldom used in Boolean expressions because the identities, laws, and rules
of simplification involving addition, multiplication, and complementation do not apply to it. However, there is a way to represent the Exclusive-OR function in terms of OR and AND, as has been shown in previous chapters: $\mathrm{AB}^{‘}+\mathrm{A}^{`} \mathrm{~B}$.

## Important Questions: Unit - I

## PART-A (2 Marks)

1) Define binary logic.
2) State the different classification of binary codes.
3) State the steps involved in Gray to binary conversion.
4) What is meant by bit \& byte?
5) What is the use of don't care conditions?
6) List the different number systems
7) State the abbreviations of ASCII and EBCDIC code
8) What are the different types of number complements
9) State De Morgan's theorem.

## PART-B

1.Simplify the following Boolean function by using Tabulation method (16)
$\mathrm{F}(\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z})=_{-}(0,1,2,8,10,11,14,15)$
2.Simplify the following Boolean functions by using K'Map in SOP \& POS.
$\mathrm{F}(\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z})=_{-}(1,3,4,6,9,11,12,14)(16)$
3.Simplify the following Boolean functions by using K'Map in SOP \& POS.
$\mathrm{F}(\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z}))_{-}(1,3,7,11,15)+\mathrm{d}(0,2,5)(16)$
4.Reduce the given expression. (16)
$\left[(A B)^{\bullet}+A^{\star}+\mathrm{AB}^{`}\right]$
5.Reduce the following function using k -map technique (16) $\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\ldots \mathrm{M}(0,3,4,7,8,10,12,14)+\mathrm{d}(2,6)$

## UNIT II COMBINATIONAL LOGIC

## SYLLABUS :

Combinational Circuits
Analysis and Design Procedures
Circuits for Arithmetic Operations
Code Conversion
Hardware Description Language (HDL)

## Unit 2

## COMBINATIONAL LOGIC

### 3.0 Introduction

The term \|combinationall comes to us from mathematics. In mathematics a combination is an unordered set, which is a formal way to say that nobody cares which order the items came in. Most games work this way, if you rolled dice one at a time and get a 2 followed by a 3 it is the same as if you had rolled a 3 followed by a 2 . With combinational logic, the circuit produces
the same output regardless of the order the inputs are changed. There are circuits which depend on the when the inputs change, these circuits are called sequential logic. Even though you will not find the term \|sequential logicl in the chapter titles, the next several chapters will discuss sequential logic. Practical circuits will have a mix of combinational and sequential logic, with sequential logic making sure everything happens in order and combinational logic performing functions like arithmetic, logic, or conversion.

### 3.1 Design Using Gates

A combinational circuit is one where the output at any time depends only on the present combination of inputs at that point of time with total disregard to the past state of the inputs. The logic gate is the most basic building block of combinational logic. The logical function performed by a combinational circuit is fully defined by a set of Boolean expressions. The other category of logic circuits, called sequential logic circuits, comprises both logic gates and memory elements such as flip-flops. Owing to the presence of memory elements, the output in a sequential circuit depends upon not only the present but also the past state of inputs.

The Fig 3.1 shows the block schematic representation of a generalized combinational circuit having $n$ input variables and $m$ output variables or simply outputs. Since the number of input variables is


Fig 3.1 Generalized Combinational Circuit
n , there are 2 n possible combinations of bits at the input. Each output can be expressed in terms of input variables by a Boolean expression, with the result that the generalized system of above fig can be expressed by m Boolean expressions. As an illustration, Boolean expressions describing the function of a four-input OR/NOR gate are given as
$Y_{1}(\mathrm{OR}$ output $)=A+B+C+D \quad$ and $\quad Y_{2}($ NOR output $)=\overline{A+B+C+D} \ldots . . \mathrm{Eq}-1$

### 3.2 BCD Arithmetic Circuits

Addition and subtraction are the two most commonly used arithmetic operations, as the other two, namely multiplication and division, are respectively the processes of repeated addition and repeated subtraction, as was outlined in Chapter 2 dealing with binary arithmetic. We will begin with the basic building blocks that form the basis of all hardware used to perform the aforesaid arithmetic operations on binary numbers. These include half-adder, full adder, half-subtractor, full subtractor and controlled inverter.

### 3.3.1 Half-Adder

A half-adder is an arithmetic circuit block that can be used to add two bits. Such a circuit thus has two inputs that represent the two bits to be added and two outputs, with one producing the SUM output and the other producing the CARRY. Figure 3.2 shows the truth table of a half-adder, showing all possible input combinations and the corresponding outputs.

The Boolean expressions for the SUM and CARRY outputs are given by the equations below

$$
\begin{aligned}
& \text { SUM } S=A \cdot \bar{B}+\bar{A} \cdot B \\
& \text { CARRY } C=A \cdot B
\end{aligned}
$$



Fig 3.2 Truth Table of Half Adder

An examination of the two expressions tells that there is no scope for further simplification. While the first one representing the SUM output is that of an EXOR gate, the second one representing the CARRY output is that of an AND gate. However, these two expressions can certainly be represented in different forms using various laws and theorems of Boolean algebra to illustrate the flexibility that the designer has in hardware-implementing as simple a combinational function as that of a half-adder.


Fig 3.3 Logic Implementation of Half Adder
Although the simplest way to hardware-implement a half-adder would be to use a two-input EX-OR gate for the SUM output and a two-input AND gate for the CARRY output, as shown in Fig. 3.3, it could also be implemented by using an appropriate arrangement of either NAND or NOR gates.

### 3.3.2 Full Adder

A full adder circuit is an arithmetic circuit block that can be used to add three bits to produce a SUM and a CARRY output. Such a building block becomes a necessity when it comes to adding binary numbers with a large number of bits. The full adder circuit overcomes the limitation of the half-adder, which can be used to add two bits only. Let us recall the procedure for adding larger binary numbers. We begin with the addition of LSBs of the two numbers. We record the sum under the LSB column and take the carry, if any, forward to the next higher column bits. As a result, when we add the next adjacent higher column bits, we would be required to add three bits if there were a carry from the previous addition. We have a similar situation for the other higher column bits. Also until we reach the MSB. A full adder is therefore essential for the hardware implementation of an adder circuit capable of adding larger binary numbers. A half-adder can be used for addition of LSBs only.


| A. | B | C $_{\text {in }}$ | SUM $(S)$ | Cout $^{\text {Sol }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Fig 3.4 Truth Table of Full Adder

Figure 3.4 shows the truth table of a full adder circuit showing all possible input combinations and corresponding outputs. In order to arrive at the logic circuit for hardware implementation of a full adder, we will firstly write the Boolean expressions for the two output variables, that is, the SUM and CARRY outputs, in terms of input variables. These expressions are then simplified by using any of the simplification techniques described in the previous chapter. The Boolean expressions for the two output variables are given in Equation below for the SUM output ( S ) and in above Equation for the CARRY output (Cout):

$$
\begin{aligned}
S & =\bar{A} \cdot \bar{B} \cdot C_{\mathrm{in}}+\bar{A} \cdot B \cdot \bar{C}_{\mathrm{in}}+A \cdot \bar{B} \cdot \bar{C}_{\mathrm{in}}+A \cdot B \cdot C_{\mathrm{in}} \\
C_{\text {out }} & =\bar{A} \cdot B \cdot C_{\mathrm{in}}+A \cdot \bar{B} \cdot C_{\mathrm{in}}+A \cdot B \cdot \bar{C}_{\mathrm{in}}+A \cdot B \cdot C_{\mathrm{in}}
\end{aligned}
$$

The next step is to simplify the two expressions. We will do so with the help of the Karnaugh mapping technique. Karnaugh maps for the two expressions are given in Fig. 3.5(a) for the SUM output and Fig. 3.5(b) for the CARRY output. As is clear from the two maps, the expression for the SUM (S) output cannot be simplified any further, whereas the simplified Boolean expression for Cout is given by the equation

$$
C_{\mathrm{out}}=B \cdot C_{\mathrm{in}}+A \cdot B+A \cdot C_{\mathrm{in}}
$$

Figure 3.6 shows the logic circuit diagram of the full adder. A full adder can also be seen to comprise two half-adders and an OR gate. The expressions for SUM and CARRY outputs can be rewritten as follows:

$$
\begin{aligned}
& S=\bar{C}_{\mathrm{in}} \cdot(\bar{A} \cdot B+A \cdot \bar{B})+C_{\mathrm{in}}(A \cdot B+\bar{A} \cdot \bar{B}) \\
& S=\bar{C}_{\mathrm{in}}(\bar{A} \cdot B+A \cdot \bar{B})+C_{\mathrm{in}}(\bar{A} \cdot B+A \cdot \bar{B})
\end{aligned}
$$

Similarly, the expression for CARRY output can be rewritten as follows:

$$
\begin{aligned}
C_{\text {out }} & =B \cdot C_{\mathrm{in}} \cdot(A+\bar{A})+A \cdot B+A \cdot C_{\mathrm{in}} \cdot(B+\bar{B}) \\
& =A \cdot B+A \cdot B \cdot C_{\mathrm{in}}+\bar{A} \cdot B \cdot C_{\mathrm{in}}+\bar{A} \cdot B \cdot C_{\mathrm{in}}+A \cdot \bar{B} \cdot C_{\mathrm{in}}=A \cdot B+A \cdot B \cdot C_{\mathrm{in}}+\bar{A} \cdot B \cdot C_{\mathrm{in}}+A \cdot \bar{B} \cdot C_{\mathrm{in}} \\
& =A \cdot B \cdot\left(1+C_{\mathrm{in}}\right)+C_{\mathrm{in}} \cdot(\bar{A} \cdot B+A \cdot B)
\end{aligned}
$$


(a)


Fig 3.5 Karnaugh Map for the sum and carry out of a full adder

$$
C_{\text {out }}=A \cdot B+C_{\mathrm{in}} \cdot(\bar{A} \cdot B+A \cdot \bar{B})
$$



Fig 3.6 Logic circuit diagram of full adder

Boolean expression above can be implemented with a two-input EX-OR gate provided that one of the inputs is Cin and the other input is the output of another two-input EX-OR gate with A and B as its inputs. Similarly, Boolean expression above can be implemented by ORing two minterms. One of them is the AND output of A and B. The other is also the output of an AND gate whose inputs are Cin and the output of an EX-OR operation on A and B. The whole idea of writing the Boolean expressions in this modified form was to demonstrate the use of a half-adder circuit in building a full adder. Figure 3.7(a) shows logic implementation of Equations above. Figure 3.7(b) is nothing but Fig. 3.7(a) redrawn with the portion of the circuit representing a half-adder replaced with a block. The full adder of the type described above forms the basic building block of binary adders. However, a single full adder circuit can be used to add one-bit binary numbers only. A cascade arrangement of these adders can be used to construct adders capable of adding binary numbers with a larger number of bits. For example, a four-bit binary adder would require four full adders of the type shown in Fig. 3.7 to be connected in cascade. Figure 3.8 shows such an arrangement. (A3A2A1A0) and (B3B2B1B0) are the two binary numbers to be added, with A0 and B0 representing LSBs and A3 and B3 representing MSBs of the two numbers.

(a)

(b)


Fig 3.8 Four Bit Binary Adder

### 3.4 Half-Subtractor

We will study the use of adder circuits for subtraction operations in the following pages. Before we do that, we will briefly look at the counterparts of half-adder and full adder circuits in the half-subtractor and full subtractor for direct implementation of subtraction operations using logic gates.

A half-subtractor is a combinational circuit that can be used to subtract one binary digit from another to produce a DIFFERENCE output and a BORROW output.
The BORROW output here specifies whether a $=^{\text {' }}$ has been borrowed to perform the subtraction. The truth table of a half-subtractor, as shown in Fig. 3.9, explains this further. The Boolean expressions for the two outputs are given by the equations

$$
\begin{gathered}
D=\bar{A} \cdot B+A \cdot \bar{B} \\
B_{0}=\bar{A} \cdot B
\end{gathered}
$$



| A | B | D | $\mathrm{B}_{0}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 |
| 1 | 0 |  |  |

Fig 3.9 Half Subtractor


Fig 3.10 Logic Diagram of a Half Subtractor

It is obvious that there is no further scope for any simplification of the Boolean expressions given by above equations. While the expression for the DIFFERENCE (D) output is that of
an EX-OR gate, the expression for the BORROW output (Bo) is that of an AND gate with input

A complemented before it is fed to the gate. Figure 3.10 shows the logic implementation of a half-subtractor. Comparing a half-subtractor with a half-adder, we find that the expressions for the SUM and DIFFERENCE outputs are just the same. The expression for BORROW in the case of the half-subtractor is also similar to what we have for CARRY in the case of the half-adder. If
the input A , that is, the minuend, is complemented, an AND gate can be used to implement the

BORROW output. Note the similarities between the logic diagrams of Fig. 3.3 (half-adder) and Fig. 3.10 (half-subtractor).

### 3.4.1 Full Subtractor

A full subtractor performs subtraction operation on two bits, a minuend and a subtrahend, and also takes into consideration whether a _1‘ has already been borrowed by the previous adjacent lower minuend bit or not. As a result, there are three bits to be handled at the input of a full subtractor, namely the two bits to be subtracted and a borrow bit designated as Bin. There are two outputs, namely the DIFFERENCE output D and the BORROW output Bo. The BORROW output bit tells whether the minuend bit needs to borrow a = $1^{\text {' }}$ from the next possible higher minuend bit. Figure 3.11 shows the truth table of a full subtractor.

The Boolean expressions for the two output variables are given by the equations

$$
\begin{gathered}
D=\bar{A} \cdot \bar{B} \cdot B_{\text {in }}+\bar{A} \cdot B \cdot \bar{B}_{\text {in }}+A \cdot \bar{B} \cdot \bar{B}_{\text {in }}+A \cdot B \cdot B_{\text {in }} \\
B_{\mathrm{o}}=\bar{A} \cdot \bar{B} \cdot B_{\text {in }}+\bar{A} \cdot B \cdot \bar{B}_{\text {in }}+\bar{A} \cdot B \cdot B_{\text {in }}+A \cdot B \cdot B_{\text {in }}
\end{gathered}
$$



Fig 3.11 Truth Table of Full Subtractor

(a)

(b)

Fig 3.12 K Maps for Difference and Borrow outputs

The Karnaugh maps for the two expressions are given in Fig. 3.12(a) for DIFFERENCE output D and in Fig. 3.12(b) for BORROW output Bo. As is clear from the two Karnaugh maps, no simplification is possible for the difference output D. The simplified expression for Bo is given by the equation
$B_{0}=\bar{A} \cdot B+\bar{A} \cdot B_{\text {in }}+B \cdot B_{\text {in }}$
If we compare these expressions with those derived earlier in the case of a full adder, we find that the expression for DIFFERENCE output D is the same as that for the SUM output. Also, the expression for BORROW output Bo is similar to the expression for CARRY-OUT Co. In the case of a half-subtractor, the A input is complemented. By a similar analysis it can be shown that a full subtractor can be implemented with half-subtractors in the same way as a full adder was constructed using half-adders. Relevant logic diagrams are shown in Figs 3.7(a) and (b)
corresponding to Figs 3.7(a) and (b) respectively for a full adder. Again, more than one full subtractor can be connected in cascade to perform subtraction on two larger binary numbers. As an illustration, Fig. 3.13 shows a four-bit subtractor.


Fig 3.13 Four Bit Subtractor

### 3.5 Multipliers

Multiplication of binary numbers is usually implemented in microprocessors and microcomputers by using repeated addition and shift operations. Since the binary adders are designed to add only two binary numbers at a time, instead of adding all the partial products at the end, they are added two at a time and their sum is accumulated in a register called the accumulator register. Also, when the multiplier bit is $\_0^{\prime}$, that very partial product is ignored, as an all $\_0^{\prime}$ line does not affect the final result. The basic hardware arrangement of such a binary multiplier would comprise shift registers for the multiplicand and multiplier bits, an accumulator register for storing partial products, a binary parallel adder and a clock pulse generator to time various operations.

Binary multipliers are also available in IC form. Some of the popular type numbers in the TTL family include 74261 which is a $2 \times 4$ bit multiplier (a four-bit multiplicand designated as $\mathrm{B} 0, \mathrm{~B} 1, \mathrm{~B} 2, \mathrm{~B} 3$ and B 4 , and a two-bit multiplier designated as M0, M1 and M2. The MSBs B4 and M2 are used to represent signs. 74284 and 74285 are $4 \times 4$ bit multipliers. They can be used together to perform high-speed multiplication of two four-bit numbers. Figure 3.14 shows the arrangement. The result of multiplication is often required to be stored in a register. The size of
this register (accumulator) depends upon the number of bits in the result, which at the most can be equal to the sum of the number of bits in the multiplier and multiplicand. Some multipliers ICs have an in-built register.


Fig $3.14 \quad 4 \times 4$ Multiplier

Many microprocessors do not have in their ALU the hardware that can perform multiplication or other complex arithmetic operations such as division, determining the square root, trigonometric functions, etc. These operations in these
microprocessors are executed through software. For example, a multiplication operation may be accomplished by using a software program that does multiplication through repeated execution of addition and shift instructions. Other complex operations mentioned above can also be executed with similar programs. Although the use of software reduces the hardware needed in the microprocessor, the computation time in general is higher in the case of software-executed operations when compared with the use of hardware to perform those operations.

## HDL (HARDWARE DESCRIPTION LANGUAGE)

In electronics, a hardware description language or HDL is any language from a class of computer languages and/or programming languages for formal description of digital logic and electronic circuits. It can describe the circuit's operation, its design and organization, and tests to verify its operation by means of simulation.

HDLs are standard text-based expressions of the spatial and temporal structure and behaviour of electronic systems. In contrast to a software programming language, HDL syntax and semantics include explicit notations for expressing time and concurrency, which are the primary attributes of hardware. Languages whose only characteristic is to express circuit connectivity between hierarchies of blocks are properly classified as netlist languages used on electric computer-aided design (CAD).

HDLs are used to write executable specifications of some piece of hardware. A simulation program, designed to implement the underlying semantics of the language statements, coupled with simulating the progress of time, provides the hardware designer with the ability to model a piece of hardware before it is created physically. It is this executability that gives HDLs the illusion of being programming languages. Simulators capable of supporting discrete-event (digital) and continuous-time (analog) modeling exist, and HDLs targeted for each are available.

Design using HDL
The vast majority of modern digital circuit design revolves around an HDL description of the desired circuit, device, or subsystem.

Most designs begin as a written set of requirements or a high-level architectural diagram. The process of writing the HDL description is highly dependent on the designer's background and the circuit's nature. The HDL is merely the 'capture language'-often begin with a high-level algorithmic description such as MATLAB or a C++ mathematical model. Control and decision structures are often prototyped in flowchart applications, or entered in a state-diagram editor. Designers even use scripting languages (such as Perl) to automatically generate repetitive circuit structures in the HDL language. Advanced text editors (such as Emacs) offer editor templates for automatic indentation, syntax-dependent coloration, and macro-based expansion of entity/architecture/signal declaration.

As the design's implementation is fleshed out, the HDL code invariably must undergo code review, or auditing. In preparation for synthesis, the HDL description is subject to an array of automated checkers. The checkers enforce standardized code a guideline, identifying ambiguous code constructs before they can cause misinterpretation by downstream synthesis, and check for common logical coding errors, such as dangling ports or shorted outputs.In industry parlance, HDL design generally ends at the synthesis stage. Once the synthesis tool has mapped the HDL description into a gate netlist, this netlist is passed off to the back-end stage. Depending on the physical technology (FPGA, ASIC gate-array, ASIC standard-cell), HDLs may or may not play a significant role in the back-end flow. In general, as the design flow progresses toward a physically realizable form, the design database becomes progressively more laden with technology-specific information, which cannot be stored in a generic HDL-description. Finally, a silicon chip is manufactured in a fab.

HDL and programming languages
A HDL is analogous to a software programming language, but with major differences. Programming languages are inherently procedural (single-threaded), with limited syntactical and semantic support to handle concurrency. HDLs, on the other hand, can model multiple parallel processes (such as flipflops, adders, etc.) that automatically execute independently of one another. Any change to the process's input automatically triggers an update in the simulator's process stack. Both programming languages and HDLs are processed by a compiler (usually called a synthesizer in the HDL case), but with different goals. For HDLs, 'compiler' refers to synthesis, a process of transforming the HDL code listing into a physically realizable gate netlist. The netlist output can take any of many forms: a
"simulation" netlist with gate-delay information, a "handoff" netlist for postsynthesis place and route, or a generic industry-standard EDIF format (for subsequent conversion to a JEDEC-format file).

On the other hand, a software compiler converts the source-code listing into a microprocessor-specific object-code, for execution on the target microprocessor. As HDLs and programming languages borrow concepts and features from each other, the
boundary between them is becoming less distinct. However, pure HDLs are unsuitable for general purpose software application development, just as generalpurpose programming languages are undesirable for modeling hardware. Yet as electronic systems grow increasingly complex, and reconfigurable systems become increasingly mainstream, there is growing desire in the industry for a single language that can perform some tasks of both hardware design and software programming. SystemC is an example of such - embedded system hardware can be modeled as non-detailed architectural blocks (blackboxes with modeled signal inputs and output drivers). The target application is written in $\mathrm{C} / \mathrm{C}++$, and natively compiled for the host-development system (as opposed to targeting the embedded CPU, which requires host-simulation of the embedded CPU). The high level of abstraction of SystemC models is well suited to early architecture exploration, as architectural modifications can be easily evaluated with little concern for signallevel implementation issues.

In an attempt to reduce the complexity of designing in HDLs, which have been compared to the equivalent of assembly languages, there are moves to raise the abstraction level of the design. Companies such as Cadence, Synopsys and Agility Design Solutions are promoting SystemC as a way to combine high level languages with concurrency models to allow faster design cycles for FPGAs than is possible using traditional HDLs. Approaches based on standard C or C++ (with libraries or other extensions allowing parallel programming) are found in the Catapult C tools from Mentor Graphics, and in the Impulse C tools from Impulse Accelerated Technologies. Annapolis Micro Systems, Inc.'s CoreFire Design Suite and National Instruments LabVIEW FPGA provide a graphical dataflow approach to high-level design entry. Languages such as SystemVerilog, SystemVHDL, and Handel-C seek to accomplish the same goal, but are aimed at making existing hardware engineers more productive versus making FPGAs more accessible to existing software engineers. Thus SystemVerilog is more quickly and widely adopted than SystemC. There is more information on C to HDL and Flow to HDL in their respective articles.

Unit - II
PART-A (2 Marks)

1. What are Logic gates?
2. What are the basic digital logic gates?
3. What is BCD adder?
4. What is Magnitude Comparator?
5. What is code conversion?
6. Draw the logic circuit of full adder using half adder
7. What is code converter?
8. Define Combinational circuit.
9. Define sequential circuits.
10. What is Binary parallel adder?

PART-B

1. Design a combinational logic circuit to convert the Gray code into Binary code (16)
2. Draw the truth table and logic diagram for full-Adder (16)
3. Draw the truth table and logic diagram for full-Subtractor (16)
4. Explain Binary parallel adder. (16)
5. Design a combinational logic circuit to convert the BCD to Binary code (16)

## UNIT III DESIGN WITH MSI DEVICES

## SYLLABUS :

Decoders and Encoders<br>Multiplexers and Demultiplexers<br>Memory and Programmable Logic<br>HDL for Combinational Circuits

Design Using MSI devices

When designing logic circuits, the "discrete logic gates"; i.e., individual AND, OR, NOT etc. gates, are often neither the simplest nor the most economical devices we could use. There are many standard MSI (medium scale integrated) and LSI (large scale integrated) circuits, or functions available, which can do many of the things commonly required in logic circuits. Often these MSI and LSI circuits do not fit our requirements exactly, and it is often necessary to use discrete logic to adapt these circuits for our application.

However, the number and type of these LSI and VLSI (very large scale integrated) circuits is steadily increasing, and it is difficult to always be aware of the best possible circuits available for a given problem. Also, systematic design methods are difficult to devise when the types of logic device available keeps increasing. In general the "best" design procedure is to attempt to find a LSI device which can perform the required function, or which can be modified using other devices to perform the required function. If nothing is available, then the function should be implemented with several MSI devices. Only as a last option should the entire function be implemented with discrete logic gates. In fact, with present technology, it is becoming increasingly cost-effective to implement a design as one or more dedicated VLSI devices.

When designing all but the simplest logic devices, a "top-down" approach should be adopted. The device should be specified in block form, and attempt to implement each block with a small number of LSI or MSI functions. Each block which cannot be implemented directly can be then broken into smaller blocks, and the process repeated, until each block is fully implemented.

Of course, a good knowledge of what LSI and MSI functions are available in the appropriate technology makes this process simpler.

## MULTIPLEXERS

Many tasks in communications, control, and computer systems can be performed by combinational logic circuits. When a circuit has been designed to perform some task in one application, it often finds use in a different application as well. In this way, it acquires different names from its various uses. In this and the following sections, we will describe a number of such circuits and their uses. We will discuss their principles of operation, specifying their MSI or LSI
implementations. One common task is illustrated in Figure 12. Data generated in one location is to be used in another location; A method is needed to transmit it from one location to another through some communications channel. The data is available, in parallel, on many different lines but must be transmitted over a single communications link. A mechanism is needed to select which of the many data lines to activate sequentially at any one time so that the data this line carries can be transmitted at that time.This process is called multiplexing.An
example is the multiplexing of conversations on the telephone system. A number of telephone conversations are alternately switched onto the telephone line many times per second. Because of the nature of the human auditory system, listeners cannot detect that what they are hearing is chopped up and that other people's conversations are interspersed with their own in the transmission process.

Needed at the other end of the communications link is a device that will undo the multiplexing: a demultiplexer. Such a device must accept the incoming serial data and direct it in parallel to one of many output lines. The interspersed snatches of telephone conversations, for example, must be sent to the correct listeners.

A digital multiplexer is a circuit with 2 n data input lines and one output line. It must also have a way of determining the specific data input line to be selected at any one time. This is done with n other input lines, called the select or selector inputs, whose function is to select one of the 2 n data inputs for connection to the output. A circuit for $n=3$ is shown in Figure 13. The $n$ selector lines have $2 n=8$ combinations of values that constitute binary select numbers


Multiplexer with eight data inputs

Multiplexers as General-Purpose Logic Circuits

It is clear from Figures 13 and 14 that the structure of a multiplexer is that of a two-level AND-OR logic circuit, with each AND gate having $\mathrm{n}+1$ inputs, where n is the number of select inputs. It appears that the multiplexer would constitute a canonic sum-of-products implementation of a switching function if all the data
lines together represent just one switching variable (or its complement) and each of the select inputs represents a switching variable.

Let's work backward from a specified function of m switching variables for which we have written a canonic sum-of-products expression. The size of multiplexer needed (number of select inputs) is not evident. Suppose we choose a multiplexer that has $m-1$ select inputs, leaving only one other variable to accommodate all the data inputs. We write an output function of these select inputs and the $2 \mathrm{~m}-1$ data inputs Di. Now we plan to assign $m-1$ of these variables to the select inputs; but how to make the assignment? 4 There are really no restrictions, so it can be done arbitrarily. The next step is to write the multiplexer output after replacing the select inputs
with $m-1$ of the variables of the given function. By comparing the two expressions term by term, the Di inputs can be determined in terms of the remaining variable.

Demultiplexers

The demultiplexer shown there is a single-input, multiple-output circuit. However, in addition to the data input, there must be other inputs to control the transmission of the data to the appropriate data output line at any given time. Such a demultiplexer circuit having eight output lines is shown in Figure 16a. It is instructive to compare this demultiplexer circuit with the multiplexer circuit in Figure 13. For the same number of control (select) inputs, there are the same number of AND gates. But now each AND gate output is a circuit output. Rather than each gate having its own separate data input, the single data line now forms one of the inputs to each AND gate, the other AND inputs being control inputs.

When the word formed by the control inputs C 2 C 1 C 0 is the binary equivalent of decimal $k$, then the data input $x$ is routed to output Dk. Viewed in another way, for a demultiplexer with $n$ control inputs, each AND gate output corresponds to a minterm of $n$ variables. For a given combination of control inputs, only one minterm can take on the value 1 ; the data input is routed to the AND gate
corresponding to this minterm. For example, the logical expression for the output D 3 is $\mathrm{xC} 2^{\prime} \mathrm{C} 1 \mathrm{C} 0$. Hence, when $\mathrm{C} 2 \mathrm{C} 1 \mathrm{C} 0=011$, then $\mathrm{D} 3=\mathrm{x}$ and all other Di are 0 . The complete truth table for the eight-output demultiplexer.


A demultiplexer circuit (a) and its truth table (b).

## DECODERS AND ENCODERS

The previous section began by discussing an application: Given 2 n data signals, the problem is to select, under the control of $n$ select inputs, sequences of these $2 n$ data signals to send out serially on a communications link. The reverse operation on the receiving end of the communications link is to receive data serially on a single line and to convey it to one of 2 n output lines. This again is
controlled by a set of control inputs. It is this application that needs only one input line; other applications may require more than one. We will now investigate such a generalized circuit.

Conceivably, there might be a combinational circuit that accepts n inputs (not necessarily 1 , but a small number) and causes data to be routed to one of many, say up to 2 n , outputs. Such circuits have the generic name decoder.

Semantically, at least, if something is to be decoded, it must have previously been encoded, the reverse operation from decoding. Like a multiplexer, an encoding circuit must accept data from a large number of input lines and convert it to data on a smaller number of output lines (not
necessarily just one). This section will discuss a number of implementations of decoders and encoders.
n-to-2n-Line Decoder

In the demultiplexer circuit in Figure 16, suppose the data input line is removed. (Draw the circuit for yourself.) Each AND gate now has only n (in this case three) inputs, and there are 2 n (in this case eight) outputs. Since there isn' t a data input line to control, what used to be control inputs no longer serve that function. Instead, they are the data inputs to be decoded. This circuit is an example of what is called an n-to-2n-line decoder. Each output represents a minterm. Output k is 1 whenever the combination of the input variable values is the binary equivalent of decimal k. Now suppose that the data input line from the demultiplexer in Figure 16 is not removed but retained and viewed as an enable input. The decoder now operates only when the enable x is 1 . Viewed conversely, an n -to- 2 n -line decoder with an enable input can also be used as a demultiplexer, where the enable becomes the serial data input and the data inputs of the decoder become the control inputs of the demultiplexer. 7 Decoders of the type just described are available as integrated circuits (MSI); $n=3$ and $n=4$ are quite common. There is no theoretical reason why $n$ can't be increased to higher values. Since, however, there will always be practical limitations on the fan-in (the number
of inputs that a physical gate can support), decoders of higher order are often designed using lower-order decoders interconnected with a network of other gates.


## ENCODER

An encoder is a combinational circuit that performs the inverse operation of a decoder. If a device output code has fewer bits than the input code has, the device is usually called an encoder. e.g. 2 n-to-n, priority encoders.

The simplest encoder is a 2 n-to-n binary encoder, where it has only one of 2 n inputs $=1$ and the output is the n -bit binary number corresponding to the active input.

Priority Encoder
A priority encoder is a practical form of an encoder. The encoders available in IC form are all priority encoders. In this type of encoder, a priority is assigned to each input so that, when more than one input is simultaneously active, the input with the highest priority is encoded. We will illustrate the concept of priority encoding with the help of an example. Let us assume that the octal to-binary
encoder described in the previous paragraph has an input priority for higher-order digits. Let us also assume that input lines D2, D4 and D7 are all simultaneously in logic _1' state. In that case, only D7 will be encoded and the output will be 111. The truth table of such a priority


Octal to binary encoder

| $D_{0}$ | $D_{1}$ | $D_{2}$ | $D_{3}$ | $D_{4}$ | $D_{5}$ | $D_{6}$ | $D_{7}$ | $A$ | $B$ | $C$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

encoder will then be modified to what is shown above in truth table. Looking at the last row of the table, it implies that, if $\mathrm{D} 7=1$, then, irrespective of the logic status of other inputs, the output is 111 as D7 will only be encoded. As another example, Fig. 8.16 shows the logic symbol and truth table of a 10 -line decimal to four-line BCD encoder providing priority encoding for higher-order digits, with digit 9 having the highest priority. In the functional table shown, the input line with highest priority having a LOW on it is encoded irrespective of the logic status of the other input lines.

| $D_{0}$ | $D_{1}$ | $D_{2}$ | $D_{3}$ | $D_{4}$ | $D_{5}$ | $D_{6}$ | $D_{7}$ | $A$ | $B$ | $C$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| X | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| X | X | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| X | X | X | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| X | X | X | X | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| X | X | X | X | X | 1 | 0 | 0 | 1 | 0 | 1 |
| X | X | X | X | X | X | 1 | 0 | 1 | 1 | 0 |
| X | X | X | X | X | X | X | 1 | 1 | 1 | 1 |



| Inputs |  |  |  |  |  |  |  |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | D | C | B | A |
| X | X | - X | X | X | X | X | X | X | 0 | 0 | 1 | 1 | 0 |
| X | X | X | X | X | X | X | X | 0 | 1 | 0 | 1 | 1 | 1 |
| X | X | - | X | X | X | X | 0 | 1 | 1 | 1 | 0. | 0 | 0 |
| X | X | X | X | X | X | 0 | 1 | 1 | 1 | ¢ | 0 | 0 | 1 |
| $\times$ | X | X | X | X | 0 | 1 | 1 | :1 | 1 | 1. | 0 | 1 | 0 |
| X | X | X | x | 0 | 1. | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| X | X | $\times$ | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1. | 1. | 0 | 0 |
| $x$ | $\times$ | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| - | 0 | 1. | 1 | 1. | 1 | 1 | 1 | 4 | 1 | 1. | 1 | 1 | 0 |
| 0 : | 1 | 1 | 1 | 1 | 1. | 1. | 1 | 1 | 1 | 1 | 1. | 1 | 1 |

10 line decimal to four line BCD priority encoder

Some of the encoders available in IC form provide additional inputs and outputs to allow expansion. IC 74148, which is an eight-line to three -line priority encoder, is an example. ENABLE-IN (EI) and ENABLE-OUT (EO) terminals on this IC allow expansion. For instance, two 74148 s can be cascaded to build a 16 -line to four-line priority encoder.

Magnitude Comparator
A magnitude comparator is a combinational circuit that compares two given numbers and determines whether one is equal to, less than or greater than the other. The output is in the form of three binary variables representing the conditions $\mathrm{A}=$ $\mathrm{B} \_\mathrm{A}>\mathrm{B}$ and $\mathrm{A}<\mathrm{B}$, if A and B are the two numbers being compared. Depending upon the relative magnitude of the two numbers, the relevant output changes state. If the two numbers, let us say, are four-bit binary numbers and are designated as
(A3 A2 A1 A0) and (B3 B2 B1 B0), the two numbers will be equal if all pairs of significant digits are equal, that is, $\mathrm{A} 3=\mathrm{B} 3, \mathrm{~A} 2=\mathrm{B} 2, \mathrm{~A} 1=\mathrm{B} 1$ and $\mathrm{A} 0=\mathrm{B} 0$. In order to determine whether A is greater than or less than B we inspect the relative magnitude of pairs of significant digits, starting from the most significant position. The comparison is done by successively comparing the next adjacent lower pair of digits if the digits of the pair under examination are equal. The comparison continues until a pair of unequal digits is reached. In the pair of unequal digits, if $\mathrm{Ai}=1$ and $\mathrm{Bi}=0$, then $\mathrm{A}>\mathrm{B}$, and if $\mathrm{Ai}=0, \mathrm{Bi}=1$ then $\mathrm{A}<\mathrm{B}$. If $\mathrm{X}, \mathrm{Y}$ and Z are three variables respectively representing the $\mathrm{A}=\mathrm{B}, \mathrm{A}>\mathrm{B}$ and $\mathrm{A}<\mathrm{B}$ conditions, then the Boolean expression representing these conditions are given by the equations

$$
\begin{gathered}
X=x_{3} \cdot x_{2} \cdot x_{1} \cdot x_{0} \quad \text { where } x_{i}=A_{i} \cdot B_{i}+\overline{A_{i}} \cdot \overline{B_{i}} \\
Y=A_{3} \cdot \overline{B_{3}}+x_{3} \cdot A_{2} \cdot \overline{B_{2}}+x_{3} \cdot x_{2} \cdot A_{1} \cdot \overline{B_{1}}+x_{3} \cdot x_{2} \cdot x_{1} \cdot A_{0} \cdot \overline{B_{0}} \\
Z=\overline{A_{3}} \cdot B_{3}+x_{3} \cdot \overline{A_{2}} \cdot B_{2}+x_{3} \cdot x_{2} \cdot \overline{A_{1}} \cdot B_{1}+x_{3} \cdot x_{2} \cdot x_{1} \cdot \overline{A_{0}} \cdot B_{0}
\end{gathered}
$$

Let us examine equation (7.25). x 3 will be $1^{1}$ only when both A 3 and B 3 are equal. Similarly, conditions for $\mathrm{x} 2, \mathrm{x} 1$ and x 0 to be $1^{\prime}$ respectively are equal A2 and B2, equal A1 and B1 and equal A0 and B0. ANDing of $x 3, x 2, x 1$ and $x 0$ ensures that $X$ will be _1' when $\mathrm{x} 3, \mathrm{x} 2, \mathrm{x} 1$ and x 0 are in the logic _1' state. Thus, X
$=1$ means that $\mathrm{A}=\mathrm{B}$. On similar lines, it can be visualized that equations (7.26) and (7.27) respectively represent $\mathrm{A}>\mathrm{B}$ and $\mathrm{A}<\mathrm{B}$ conditions. Figure 7.36 shows the logic diagram of a four-bit magnitude comparator.

Magnitude comparators are available in IC form. For example, 7485 is a four-bit magnitude comparator of the TTL logic family. IC 4585 is a similar device in the CMOS family. 7485 and 4585 have the same pin connection diagram and functional table. The logic circuit inside these devices determines whether one four-bit number, binary or BCD, is less than, equal to or greater than a second four-bit number. It can perform comparison of straight binary and straight BCD (8-4-2-1) codes. These devices can be cascaded together to perform operations on
larger bit numbers without the help of any external gates. This is facilitated by three additional inputs called cascading or expansion inputs available on the IC. These cascading inputs are also designated as $\mathrm{A}=\mathrm{B}, \mathrm{A}>\mathrm{B}$ and $\mathrm{A}<\mathrm{B}$ inputs. Cascading of individual magnitude comparators of the type 7485 or 4585 is discussed in the following paragraphs. IC 74AS885 is another common magnitude comparator. The device is an eight bit magnitude comparator belonging to the advanced Schottky TTL family. It can perform high-speed arithmetic or logic comparisons on two eight-bit binary or 2‘s complement numbers and produces two fully decoded decisions at the output about one number being either greater than or less than the other. More than one of these devices can also be connected in a cascade arrangement to perform comparison of numbers of longer lengths.


Four Bit Magnitude Comparator

## Unit III

PART-A (2 Marks)

1. Define Multiplexing?
2.What is Demultiplexer?
3.Define decoder \& binary decoder
4.Define Encoder \& priority Encoder
5.Give the applications of Demultiplexer.
2. Mention the uses of Demultiplexer.
3. List the types of ROM.
4. Differentiate ROM \& PLD‘s
5. What are the different types of RAM?
10.What are the types of arrays in RAM?

PART-B

1. Implement the following function using PLA. (16)
$\mathrm{A}(\mathrm{x}, \mathrm{y}, \mathrm{z})=\mathrm{m}(1,2,4,6)$
$B(x, y, z)=m(0,1,6,7)$
$\mathrm{C}(\mathrm{x}, \mathrm{y}, \mathrm{z})=\mathrm{m}(2,6)$
2. Implement the following function using PAL.
(16) $\mathrm{W}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\_\mathrm{m}(2,12,13)$
$\mathrm{X}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\_\mathrm{m}(7,8,9,10,11,12,13,14,15)$
$\mathrm{Y}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\_\mathrm{m}(0,2,3,4,5,6,7,8,10,11$,
15) $Z(A, B, C, D)=\_m(1,2,8,12,13)$
3. Implement the given function using multiplexer (16)
4. Explain about Encoder and Decoder?
5. Explain about 4 bit Magnitude comparator?

## UNIT IV SYNCHRONOUS SEQUENTIAL LOGIC

## SYLLABUS :

Sequential Circuits
Flip flops
Analysis and Design Procedures
State Reduction and State Assignment
Shift Registers
Counters
$\square$ HDL for Sequential Circuits.

## UNIT IV

## SEQUENTIAL LOGIC DESIGN

### 5.1 Flip Flops and their conversion

The flip-flop is an important element of such circuits. It has the interesting property of memory: It can be set to a state which is retained until explicitly reset.

An $S R$ flip-flop has two inputs: $S$ for setting and $R$ for resetting the flip-flop. An ideal $S R$ flip-flop can be built using a cross-coupled NOR circuit, as shown in Figure 6.4(a). The operation of this circuit is illustrated in (b). When inputs $S=1$ and $R=0$ are applied at any time $t, Q^{\prime}$ assumes a value of 0 (one gate delay later). Since $Q^{\prime}$ and $R$ are both at $0, Q$ assumes a value of 1 (another gate delay later). Thus, in two gate delay times the circuit settles at the set state. We will denote the two gate delay times as $\Delta t$. Hence, the state at time $(t+\Delta t)$ or $(t+1)$, designated as $Q(t+1)$ is 1 . If $S$ is changed to 0 , as shown in the second row of (b), an analysis of the circuit indicates that the $Q$ and $Q^{\prime}$ values do not change. If $R$ is then changed to 1 , the output values change to $Q=0$ and $Q^{\prime}=1$. Changing $R$ back to 0 does not alter the output values. When $S=1$ and $R=1$ are applied, both outputs assume a value of 0 , regardless of the previous state of the circuit. This condition is not desirable, since the flip-flop operation requires that one output always be the complement of the other. Further, if now the input condition changes to $S=0$ and $R=0$, the state of the circuit depends on the order in which the inputs change from 1 to 0 . If $S$ changes faster than $R$, the circuit attains the reset state; otherwise, it attains the set state.

## R-S Flip-Flop

A flip-flop, as stated earlier, is a bistable circuit. Both of its output states are stable. The circuit remains in a particular output state indefinitely until something is done to change that output status. Referring to the bistable multivibrator circuit
discussed earlier, these two states were those of the output transistor in saturation (representing a LOW output) and in cut-off (representing a HIGH output). If the
LOW and HIGH outputs are respectively regarded as $0^{〔}$ and $1^{\text {c }}$, then the output
 the circuit is appropriately triggered to go to the other state, the circuit is said to have memory. It is capable of storing one binary digit or one bit of digital information. Also, if we recall the functioning of the bistable multivibrator circuit, we find that, when one of the transistors was in saturation, the other was in cut-off. This implies that, if we had taken outputs from the collectors of both transistors, then the two outputs would be complementary.

In the flip-flops of various types that are available in IC form, we will see that all these devices offer complementary outputs usually designated as Q and $\mathrm{Q}^{‘}$ The RS flip-flop is the most basic of all flip-flops. The letters _R' and _S' here stand for RESET and SET. When the flip-flop is SET, its Q output goes to a _1' state, and when it is RESET it goes to a $\_0$ ‘ state. The $\mathrm{Q}^{\prime}$ output is the complement of the Q output at all times.

## J-K Flip-Flop

A J-K flip-flop behaves in the same fashion as an R-S flip-flop except for one of the entries in the function table. In the case of an R-S flip-flop, the input combination $\mathrm{S}=\mathrm{R}=1$ (in the case of a flip-flop with active HIGH inputs) and the input combination $\mathrm{S}=\mathrm{R}=0$ (in the case of a flip-flop with active LOW inputs) are prohibited. In the case of a J-K flip-flop with active HIGH inputs, the output of the flip-flop toggles, that is, it goes to the other state, for $\mathrm{J}=\mathrm{K}=1$. The output toggles for $\mathrm{J}=\mathrm{K}=0$ in the case of the flip-flop having active LOW inputs. Thus, a J-K flip-flop overcomes the problem of a forbidden input combination of the R-S flipflop. Figures below respectively show the circuit symbol of level-triggered J-K flip-flops with active HIGH and active LOW inputs, along with their function tables.

The characteristic tables for a J-K flip-flop with active HIGH J and K inputs and a J-K flip-flop
with active LOW J and K inputs are respectively shown in Figs 10.28(a) and (b)_ The corresponding Karnaugh maps are shown in Fig below for the characteristics table of Fig and in below for the characteristic table below. The characteristic equations for the Karnaugh maps of below figure is shown next

$$
\begin{aligned}
& Q_{n+1}=J \cdot \overline{Q_{n}}+\bar{K} \cdot Q_{n} \\
& Q_{n+1}=\bar{J} \cdot \overline{Q_{n}}+K \cdot Q_{n}
\end{aligned}
$$



| Operation Mode | $J$ | $K$ | CIk | $Q_{n+1}$ |
| :--- | :---: | :---: | :---: | :---: |
| SET | 1 | 0 | 1 | 1 |
| RESET | 0 | 1 | 1 | 0 |
| NO CHANGE | 0 | 0 | 1 | $Q_{n}$ |
| TOGGLE | 1 | 1 | 1 | $\overline{Q_{n}}$ |

(a)

| Operation Mode | J | K | Clk | $\mathrm{Q}_{\mathrm{n}+1}$ |
| :--- | :---: | :---: | :---: | :---: |
| SET | 0 | 1 | 1 | 1 |
| RESET | 1 | 0 | 1 | 0 |
| NO CHANGE | 1 | 1 | 1 | $\mathrm{Q}_{\mathrm{n}}$ |
| TOGGLE | 0 | 0 | 1 | $\overline{\mathrm{Q}}_{\mathrm{n}}$ |

(b)

FIG a. JK flip flop with active high inputs, b. JK flip flop with active low inputs Toggle Flip-Flop (T Flip-Flop)

The output of a toggle flip-flop, also called a T flip-flop, changes state every time it is triggered at its T input, called the toggle input. That is, the output becomes _ $1^{\text {‘ }}$ if it was $=^{〔}$ and $=0^{\text {c }}$ if it was $=^{\text { }}$.

Positive edge-triggered and negative edge-triggered T flip-flops, along with their function tables.

If we consider the T input as active when HIGH, the characteristic table of such a flip-flop is shown in Fig. If the T input were active when LOW, then the characteristic table would be as shown in Fig. The Karnaugh maps for the characteristic tables of Figs shown respectively. The characteristic equations as written from the Karnaugh maps are as follows:

$$
\begin{aligned}
& Q_{n+1}=T \cdot \overline{Q_{n}}+\bar{T} \cdot Q_{n} \\
& Q_{n+1}=\bar{T} \cdot \overline{Q_{n}}+T \cdot Q_{n}
\end{aligned}
$$


(b)

| $Q_{n}$ | $T$ | $Q_{n+1}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

(c)

| $Q_{n}$ | $T$ | $Q_{n+1}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(d)
(a) Positive edge-triggered toggle flip-flop, (b) a negative edge-triggered toggle flip-flop, (c, d) characteristic tables of level-triggered toggle flip-flops and (e, f) Karnaugh maps for characteristic tables (c, d).

If we recall the function table of a J-K flip-flop, we will see that, when both J and K inputs of the
flip-flop are tied to their active level (_1‘ level if J and K are active when HIGH, and _0‘ level when J and K are active when LOW), the flip-flop behaves like a toggle flip-flop, with its clock input serving as the T input. In fact, the J-K flip-flop can be used to construct any other flip-flop. That is why it is also sometimes referred to as a universal flip-flop. Figure shows the use of a J-K flip-flop as a T flip-flop.

(f)


## D Flip-Flop

A D flip-flop, also called a delay flip-flop, can be used to provide temporary storage of one bit of
information. Figure shows the circuit symbol and function table of a negative edgetriggered D flip-flop. When the clock is active, the data bit (0 or 1) present at the D input is transferred to the output. In the D flip-flop of Fig the data transfer from D input to Q output occurs on the negative-going (HIGH-to-LOW) transition of the clock input. The D input can acquire new status

(a)

(b)

| $Q_{n}$ | $D$ | $Q_{n+1}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(c)

(d)

## D Type Flip Flop

## J-K Flip-Flop as D Flip-Flop

Figure below shows how a J-K flip-flop can be used as a D flip-flop. When the D input is a logic $=^{\text {c }}$, the J and K inputs are a logic $=^{\text {' }}$ and $=^{0}$ respectively. According to the function table of the J-K flip-flop, under these input conditions, the Q output will go to the logic _1‘ state when clocked. Also, when the D input is a logic $\_^{\circ}$, the J and K inputs are a logic $\_^{\star}$ and $\_^{`}$ respectively. Again, according to the function table of the J-K flip-flop, under these input conditions, the Q output will go to the logic $\_0$ ‘ state when clocked. Thus, in both cases, the D input is passed on to the output when the flip-flop is clocked.


JK Flip Flop as D Flip Flop

Analysis and Synthesis of Synchronous Sequential Circuit

The analysis of a synchronous sequential circuit is the process of determining the functional relation that exists between its outputs, its inputs, and its internal states. The contents of all the flip-flops in the circuit combined determine the internal state of the circuit. Thus, if the circuit contains $n$ flipflops, it can be in one of the $2^{\text {n }}$ states. Knowing the present state of the circuit and the input values at any time $r$, we should be able to derive its next state (i.e., the state at time $t+1$ ) and the output produced by the circuit at $t$.

A sequential circuit can be described completely by a state table that is very similar to the ones shown for flip-flops
For a circuit with $n$ flip-flops, there will be $2^{n}$ rows in the state table. If there are $m$ inputs to the circuit, there will be $2^{*}$ columns in the state table. At the intersection of each row and column, the next-state and the output information are recorded. A state diagram is a graphical representation of the state table, in which each state is represented by a circle and the state transitions are represented by arrows between the circles. The input combination that brings about the transition and the corresponding output information are shown on the arrow. Analyzing a sequential circuit thus corre-
sponds to generating the state table and the state diagram for the circuit. The state table or state diagram can be used to determine the output sequence generated by the circuit for a given input sequence if the initial state is known. It is important to note that for proper operation, a sequential circuit must be in its initial state before the inputs to it can be applied. Usually the power-up circuits are used to initialize the circuit to the appropriate state when the nower is turned on.


Sequential circuit analysis. (a) Circuit; (b) next-state and output tables; (c) transition table; (d) state diagram; (e) timing diagram for level input; (f) timing diagram for synchronous pulse input.

Design of synchronous sequential circuit

The design of a sequential circuit is the process of deriving a logic diagram from the specification of the circuit's required behavior. The circuit's behavior is often expressed in words. The first step in the design is then to derive an exact specification of the required behavior in terms of either a state diagram or a state table. This is probably the most difficult step in the design, since no definite rules can be established to derive the state diagram or a state table. The designer's intuition and experience are the only guides. Once the description is converted into the state diagram or a state table, the remaining steps become mechanical. We will examine the classical design procedure through the examples in this section. It is not always necessary to follow this classical procedure, as some designs lend themselves to more direct and intuitive design methods. (The design of shift registers; described in Chapter 7, is one such example.) The classical design procedure consists of the following steps:

1. Deriving the state diagram (and state table) for the circuit from the problem statement.
2. Deriving the number of flip-flops $(p)$ needed for the design from the number of states in the state diagram, by the formula

$$
2^{p-1}<n \leq 2^{p}
$$

where $n=$ number of states.
3. Deciding on the types of flip-flops to be used. (This often simply depends on the type of flip-flops available for the particular design.)
4. Assigning a unique $p$-bit pattern (state vector) to each state.
5. Deriving the state transition table and the output table.
6. Separating the state transition table into $p$ tables, one for each flipflop.
7. Deriving an input table for each flip-flop input using the excitation tables
8. Deriving input equations for each flip-flop input and the circuit output equations.
9. Drawing the circuit diagram.

## Unit IV

## PART-A (2 Marks)

1. What is sequential circuit?
2. List the classifications of sequential circuit.
3. What is Synchronous sequential circuit?
4. List different types of flip-flops.
5. What do you mean by triggering of flip-flop.
6. What is an excitation table?
7. Give the excitation table of a JK flip-flop
8. Give the excitation table of a SR flip-flop
9. Give the excitation table of a T flip-flop

PART-B

1. Design a counter with the following repeated binary sequence:0, $1,2,3,4,5,6$. use JK Flip-flop. (16)
2. Describe the operation of SR flip-flop (16)
3. Design a sequential circuit using JK flip-flop for the following state table [use state diagram] (16)
4. The count has a repeated sequence of six states, with flip flops B and C repeating the
binary count $00,01,10$ while flip flop A alternates between 0 and 1 every three counts.
Designs with JK flip-flop (16)
5. Design a 3-bit T flip-flop counter (16)

## UNIT V ASYNCHRONOUS SEQUENTIAL LOGIC

## SYLLABUS :

Analysis and Design of Asynchronous Sequential Circuits
Reduction of State and Flow Tables
Race-Free State Assignment
Hazards
ASM Chart.

## Asynchronous Sequential Circuits

## Asynchronous sequential circuits:

- Do not use clock pulses. The change of internal state occurs when there is a change in the input variable.
- Their memory elements are either unclocked flip-flops or time-delay elements.
- They often resemble combinational circuits with feedback.
- Their synthesis is much more difficult than the synthesis of clocked synchronous sequential circuits.
- They are used when speed of operation is important.

The communication of two units, with each unit having its own independent clock, must be done with asynchronous circuits.

The general structure of an asynchronous sequential circuit is as follows:


There are $n$ input variables, $m$ output variables, and $k$ internal states.

The present state variables ( $y_{1}$ to $y_{k}$ ) are called secondary variables. The next state variables ( $Y_{1}$ to $Y_{k}$ ) are called excitation variables.
Fundamental-mode operation assumes that the input signals change one at a time and only when the circuit is in a stable condition.

## 1. Analysis Procedure

The analysis of asynchronous sequential circuits proceeds in much the same way as that of clocked synchronous sequential circuits. From a logic diagram, Boolean expressions are written and then transferred into tabular form.

### 1.1 Transition Table

An example of an asynchronous sequential circuit is shown below:


The analysis of the circuit starts by considering the excitation variables $\left(Y_{1}\right.$ and $\left.Y_{2}\right)$ as outputs and the secondary variables ( $y_{1}$ and $y_{2}$ ) as inputs.
The Boolean expressions are:

$$
\begin{aligned}
& Y_{1}=x y_{1}+x y_{2} \\
& Y_{2}=x y_{1}^{\prime}+x^{\prime} y_{2}
\end{aligned}
$$

The next step is to plot the $Y_{1}$ and $Y_{2}$ functions in a map:


Combining the binary values in corresponding squares the following transition table is obtained:


The transition table shows the value of $Y=Y_{1} Y_{2}$ inside each square. Those entries where $Y=y$ are circled to indicate a stable condition.

The circuit has four stable total states $-y_{1} y_{2} x=$ $000,011,110$, and 101 - and four unstable total states-001, 010, 111, and 100.

The state table of the circuit is shown below:

| Present <br> State | Next State |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | $x=\mathbf{1}$ |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 |

This table provides the same information as the transition table.

### 1.2 Flow Table

In a flow table the states are named by letter symbols. Examples of flow tables are as follows:


### 1.3 Race Conditions

A race condition exists in an asynchronous circuit when two or more binary state variables change value in response to a change in an input variable. When unequal delays are encountered, a race condition may cause the state variable to change in an unpredictable manner.
If the final stable state that the circuit reaches does not depend on the order in which the state variables change, the race is called a noncritical race. Examples of noncritical races are illustrated in the transition tables below:

(a) Possible transitions:

$$
\begin{aligned}
& 00 \rightarrow 11 \\
& 00 \rightarrow 01 \rightarrow 11 \\
& 00 \rightarrow 10 \rightarrow 11
\end{aligned}
$$


(b) Possible transitions: $00 \rightarrow 11 \rightarrow 01$ $00 \rightarrow 01$ $00 \rightarrow 10 \rightarrow 11 \rightarrow 01$

In order to obtain the circuit described by a flow table, it is necessary to assign to each state a distinct value.

This assignment converts the flow table into a transition table. This is shown below:


The resulting logic diagram is shown below:


The transition tables below illustrate critical races:


Races can be avoided by directing the circuit through a unique sequence of intermediate unstable states. When a circuit does that, it is said to have a cycle. Examples of cycles are:


(b) State transition $00 \Rightarrow 01 \rightarrow 11$

(c) Unstable


## Brief Introduction to ASM Charts

Sooner or later you will discover that state diagrams can become very messy. In many cases just drawing a state diagram includes certain assumptions that are not true in general. Perhaps certain cases of inputs will never happen, hence the corresponding arcs are simply not drawn. Certain cases of outputs are not significant and sometimes are left out. An algorithmic state machine (ASM) diagram offers several advantages over state diagrams:

$\square$For larger state diagrams, often are easier to intpret conditions for a proper state diagram are automatically satisfied may be easily coverted to other forms

A key point to remember about ASM charts is that given a state, they do not enumerate all the possible inputs and outputs. Only the inputs that matter and the outputs that are asserted are indicated. It must be known whether a signal is positive or negative logic:

- Positive logic signals that are high are said to be asserted

In this document, $\mathrm{a} \_\mathrm{n}$ suffix is added to indicate negative logic signals.

## The ASM Diagram Block

An ASM chart has an entry point and is constructed with blocks. A block is constucted with the following type of symbols.

|  | One state box. The state box has a name and lists outputs that are asserted when the system is in that state. These outputs are called synchronous or Moore type outputs. |
| :---: | :---: |
|  | Optional decision box(es). A decision box may be conditioned on a signal or a test of some kind. |


| Asserted Outputs | Optional conditional output box(es). Such an <br> ouput box indicates outputs that are conditionally <br> asserted. These outputs are called asynchrous or <br> Mealy outputs. |
| :--- | :--- |

There is no rule saying that outputs are exclusively inside an a conditional output box or in a state box. An output written inside a state box is simply independent of the input, while in that state.

The idea is that flow passes from ASM block to ASM block, the decisision boxes decide the next state and conditional output. Consider the following example of an ASM diagram block. When state S0 is entered, output Z5 is always asserted. Z1_n however is asserted only if X 2 is also high. Otherwise Z 2 is asserted.


An ASM block

## Certain Rules

The drawing of ASM charts must follow certain necessary rules:

- The entrance paths to an ASM block lead to only one state box
- Of ' N ' possible exit paths, for each possible valid input combination, only one exit path can be followed, that is there is only one valid next
$\square$ state. No feedback internal to a state box is allowed. The following diagram indicates valid and invalid cases.



## Parallel vs. Serial

We can bend the rules, several internal paths can be active, provided that they lead to a single exit path. Regardless of parallel or serial form, all tests are performed concurrently. Usually we have a preference for the serial form. The following two examples are equivalent.


Parallel Form


Serial Form

## Sequence Detector Example

The use of ASM charts is a trade-off. While the mechanics of ASM ${ }_{\text {Reet }}$ charts do reduce clutter in significant designs, its better to use an ordinary state diagrams for simple state machines. Here is an example Moore type state machine with input X and output Z . Once the flag sequence is received, the output is asserted for one clock cycle.

The corresponding ASM chart is to the right. Note that unlike the state diagram which illustrates the output value for each arc, the ASM chart indicates when the output Z only when it is asserted.



Legend


State diagram for sequence detector

The following timing diagram illustrates the detection of the desired sequence. Here it is assumed that the state is updated with a rising clock edge. The key concept to observe is that regardless of the input, the output can only be asserted for one entire clock cycle.


## Event Tables

Simply stated, timing diagrams are prone to a particular problem for the reader, in that there can be too much to see. Timing diagrams clearly expresses time relationships and delay. However, in synchonous sequential logic, all registers are updated at the rising edge of the system clock. The clock period is just set to an arbitrarily value. Provided that the input setup-and-hold requirements are satisfied, the details of the timing diagram are distracting.

The goal of an event table is that given a scenario, to neatly summarize the resultant behavior of synchronous sequential logic. In writing an event table, capitol T refers to the system clock period and $n T$ means $n$ times the system clock period. For asynchronous input changes, the time is given, assuming that the system output reacts instantaneously. For synchronous signals, the + symbol means a moment suitably after the given time, for the system to become settled. The - symbol however, means a moment suitably before the given time, satisfying the necessary setup time.

To reduce the clutter, be sure to fill in those signals that change state or are updated. The following event table summarizes the behavior in the above timing diagram. An empty entry will be interpreted to mean no-change to the corresponding signal during the corresponding clock cycle.

Event Table

| Time | Reset | X | State | Z |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 T | 1 | 0 | M 0 | 0 |
| 0.4 T | 0 |  |  |  |
| $1 \mathrm{~T}+$ |  |  | M 1 |  |
| 1.3 T |  | 1 |  |  |
| $2 \mathrm{~T}+$ |  |  | M 2 |  |
| 2.6 T |  | 0 |  |  |
| $3 \mathrm{~T}+$ |  |  | M 3 | 1 |
| 3.6 T |  | 1 |  |  |
| $4 \mathrm{~T}+$ |  |  | M 2 | 0 |
| 4.4 T |  | 0 |  |  |

Asynchronous and Synchronous Output Example

The following is an example of an ASM chart with inputs X1 and X2, and outputs Z1 and Z2. In state $S 0$ the outputs are immediately dependent on the input. In state S 1 , output Z 1 is always asserted. In state S 2 , output Z 1 is dependent on input X 1 but Z 2 is not asserted.


Example ASM chart

The following is the corresponding state diagram. The legend indicates how the input and output are associated with each arc. The 'd' symbol, which refers here to the don't-care condition helps to reduce the clutter. While the state diagram and ASM chart here are similar in complexity, state diagrams quickly become messy.


## Clock Enable

Simply stated, a clock enable indicates when a state machine must pay attention to the system clock. The figure below has a clock signal and a clock enable, note that this clock enable is asserted for one clock period at a time. The clock enable concept is powerful as it allows a device to effectively be clocked at a rate slower than the system clock, while remaining entirely synchronous with the rest of the system. In this case the effective clock rate is one-third that of the system clock.


Clock and enable

In the spirit of reducing clutter, a clock enable can be written next to a state box. When not asserted, the device remains in its current state. The following figues are equivalent. Further, it is assumed that devices controlled by such a state, as directly or indirectly enabled by the clock enable as well.


Equivalent enables

## Race condition

A race condition or race hazard is a flaw in an electronic system or process whereby the output and/or result of the process is unexpectedly and critically dependent on the sequence or timing of other events. The term originates with the idea of two signals racing each other to influence the output first.

Race conditions can occur in electronics systems, especially logic circuits, and in computer software, especially multithreaded or distributed programs.

## Electronics

A typical example of a race condition may occur in a system of logic gates, where inputs vary. If a particular output depends on the state of the inputs, it may only be defined for steady-state signals. As the inputs change state, a small delay will occur before the output changes, due to the physical nature of the electronic system. For a brief period, the output may change to an unwanted state before settling back to the designed state. Certain systems can tolerate such glitches, but if for example this output functions as a clock signal for further systems that contain memory, the
system can rapidly depart from its designed behaviour (in effect, the temporary glitch becomes permanent).

For example, consider a two input AND gate fed with a logic signal A on one input and its negation, NOT A, on another input. In theory, the output (A AND NOT A) should never be high. However, if changes in the value of A take longer to propagate to the second input than the first when A changes from false to true, a brief period will ensue during which both inputs are true, and so the gate's output will also be true.

Proper design techniques (e.g. Karnaugh maps) encourage designers to recognize and eliminate race conditions before they cause problems.

As well as these problems, some logic elements can enter metastable states, which create further problems for circuit designers.

## Critical and non-critical race conditions

A critical race occurs when the order in which internal variables are changed determines the eventual state that the state machine will end up in.

A non-critical race occurs when the order in which internal variables are changed does not alter the eventual state. In other words, a non-critical race occurs when moving to a desired state means that more than one internal state variable must be changed at once, but no matter in what order these internal state variables change, the resultant state will be the same.

## Static, dynamic, and essential race conditions

Static race conditions
These are caused when a signal and its complement are combined together.
Dynamic race conditions
These result in multiple transitions when only one is intended. They are due to interaction between gates (Dynamic race conditions can be eliminated by using not more than two levels of gating).

These are caused when an input has two transitions in less than the total feedback propagation time. Sometimes they are cured using inductive delayline elements to effectively increase the time duration of an input signal

## Unit $V$

PART-A (2 Marks)
1.What is the use of state diagram?
2. What is state table?
3. What is a state equation?
4. Differentiate ASM chart and conventional flow chart?
5. What is flow table?
6. What is primitive flow table?
7. Define race condition.
8. Define critical \& non-critical race with example.
9. How can a race be avoided?
10. Define hazards.

## PART-B

1. Design an Asynchronous sequential circuit using SR latch with two inputs $A$ and $B$
and one output y. B is the control input which, when equal to 1 , transfers the input A to
output y . when B is 0 , the output does not change, for any change in input. (16)
2. Give hazard free relation for the following Boolean function.
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=$ _m $(0,2,6,7,8,10,12)(16)$
3. Explain about Hazards? (16)
4. Explain about Races? (16)
5. Design T Flip flop from Asynchronous Sequential circuit? (16)
B.E.B.Tech DEGREE EXAMINATION, NOVEMBER/DECEMBER 2005: Third Semester

Computer Science and Engineering
(Common to Information Technology and B.E. (Part-Time) Second SemesterComputer Science and Engineering - Regulation 2005)

## CS 1202 - DIGITAL PRINCIPLES AND SYSTEMS DESIGN

Time :Three hours
Maximum 100 marks
Answer AlL questions.

$$
\text { PART } A-(10 \times 2=20 \text { marks })
$$

1. Realise OR gate using NAND gate
2. Show that $A+\bar{A} \cdot B=A+B$ using the theorems of Boolean algebra:
3. Implement the logic function $f=A B+\bar{A} \cdot \bar{B}$ using a suitable multiplexer.
4. How can a decoder be converted into a demultiplexer?
5. Draw the circuit of a half-adder.
6. Write the truth table for a half-subtractor:
7. How can a D flip flop be converted into a T flip flop?
8. What are the states of a 4-bit ring counter?
9. Mention any one advantage and disadvantage of asynchronous sequential circuits.
10. What is a critical race? Why should it be avoided?

$$
\mathrm{PAPTB}=(5 \times 16=80 \text { marks })
$$

11. (i) What are the 2 types of asynchronous circuits? Differentiate between them:
(ii) An asynchronous sequential circuit is described by the following excitation and output function

$$
\begin{aligned}
& Y=X_{1} \cdot X_{2}+\left(X_{1}+X_{2}\right) \cdot Y \\
& Z=Y
\end{aligned}
$$

Draw the logic diagram of the circuit. Derive the transition table and output map. Describe the behaviour of the circuit
(10)
12. (a) Prove that NOR gate is a universal gate Also prove the same for NAND gate:

Or
(b) Simplify the following Boolean function using tabulation method

$$
F(A, B, C, D)=\Sigma m(0,2,3,6,7,8,10,12,13)
$$

13. (a) Design a $B C D$ adder to add two $B C D$ digits.

Or
(b) (i) Design a 4-bit binary to BCD code converter
14. (a) A combinational circuit is defined by the functions

$$
\begin{aligned}
& F_{1}=\Sigma m(3,5,7) \\
& F_{2}=\operatorname{\sum m}(4,5,7)
\end{aligned}
$$

Implement the circuit with a PLA having 3 inputs, 3 product terms and two outputs:

Or
(b) Write the structural VHDL description for a 2 to 4 decoder and explainit. in detail.
15. (a) Design a sequence detector circut with a single input line and a single output line. Whenevar the input consists of the sequence 101, the output should be 1, For example, if the input is 00110101 cm then the output is 00000101 m In other words, overlapping sequences are allowed Use any type of flip flop.

Or
(b) Design a synchronous mod-8 down counter and implement it:

## D 4034

B.E/B.Tech. DEGREE EXAMINATION, MAY/JUNE 2007.

Third Semester
(Regulation 2004)
Computer Science and Engineering
(Common to Information Technology)
CS 1202 - DIGITAL PRINCIPLES AND SYSTEMS DESIGN
(Common to B.E. (Part-Time) Second Semester Regulation 2005)

Time : Three hours
Maximum : 100 marks
Answer ALL questions.
PART A - ( $10 \times 2=20 \mathrm{marks})$

1. What is the advantage of gray codes over the binary number sequence?
2. Simplify the following Boolean function:
(a) $x(x+y)$
(b) $x y+x^{\prime} z+y z$
3. What is a full adder?
4. What are the modeling techniques available to build HDL module?
5. What is a priority encoder?
6. Mention any two applications of multiplexers.
7. How can a D flip flop be converted into a T flip flop?
8. How many states are there in a 3 -bit ring counter? What are they?
9. What are the assumptions made for pulse mode circuit?
10. What is a hazard in combinational circuits?

$$
\text { PART B }-(5 \times 16=80 \text { marks })
$$

11. (a) Using Tabulation method simplify the Boolean function
$\mathrm{F}(\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z})=\sum(1,2,3,5,9,12,14,15)$ which has the don't care conditions $d(4,8,11)$

Or
(b) Reduce the Boolean function using K-Map technique and implement using gates $F(w, x, y, z)=\sum(0,1,4,8,9,10)$ which has the don't care conditions $\mathrm{d}(\mathrm{w}, \mathrm{z}, \mathrm{y}, \mathrm{z})=\sum(2,11)$.
12. (a) (i) Design a combinational circuit to convert BCD to gray code.
(ii) Design a 4 bit subtractor.

Or
(b) (i) Design a combinational circuit to convert Excess-3 code to BCD code.
(ii) Design a 2 bit $\times 2$ bit multiplier.
13. (a) (i) Implement the Boolean function using $8: 1$ multiplexer.

$$
\begin{equation*}
\mathrm{F}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\mathrm{A}^{\prime} \mathrm{BD}^{\prime}+\mathrm{ACD}+\mathrm{B}^{\prime} \mathrm{CD}+\mathrm{A}^{\prime} \mathrm{C}^{\prime} \mathrm{D} . \tag{8}
\end{equation*}
$$

(ii) What are advantages of PLA over ROM? Explain the internal construction of PLA.

Or
(b) Construct a full adder circuit and write a HDL program module for the same.
14. (a) (i) Explain the operation of D-Type Edge Triggered Flip-Flop.
(ii) Write HDL code for the following Mealy state diagram.


Or
(b) What are the general capabilities of universal shift register? And write the HDL code for the same.
(16)
15. (a) (i) Give hazard-free realization for the following Boolean functions $f(A, B, C, D)=\sum m(1,3,6,7,13,15)$.
(ii) Summarize the design procedure for asynchronous sequential circuit.

## Or

(b) An asynchronous sequential circuit is described by the following excitation and output function.
$Y=X_{1} X_{2}+\left(X_{1}+X_{2}\right) Y$
(i) Draw the logic diagram of the circuit
(ii) Derive the transition table and output map
(iii) Describe the behaviour of the circuit.

## B 2165

BE/BTeeh DEGILE EXAMINATION, MAY/OUN 2007
Fourth Semester
Electronics and Gumnuncation ringinernig
EC24-THCHNELETRONICS
Tine Three hours Mavimure 100 ntirks
Ansqer ALA, questions.

$$
\text { PANPA-10 } \times 2=20 \text { marks }
$$

1. Canver the binary number 10 t 1 s to gray code.
2. Mimmse the fonction wing Hoolean algebra $f$ ac $y$ - 4 z + owz
F. Watis the advatitage of using Schotik TTL gate?
3. Deline propagation celaty
D. Design a 2 input NANID gate using 2 : 1 multiplexcr.
4. Designa halfader.
5. Write the characteristic equation or JKFF and show how JKFF can be converted into 5 EF?
6. Draw the logio fiagram of a bit univergal ahif register:
7. What is w hazard in asynchronous scquentis eneunt?
8. What are the different modes of operation in asyochronous sequential circuits?

$$
\text { PART } B-15 \times 16=80 \text { marles) }
$$

11. (a) Find the minnum sum products expression ding $K-m a y$ tor the Function $F-2 m(7,0,10,14,12,15,14,15)$ and realize the mininized Tunction using phy NAND gates.

0 O
(b) Simplify using Quine-Moclusky nethod $F=2 m 0,1,2,3,1011,12,10,14,151$,
12. (a) Draw the circuit disgrams of 2 input cmos NOR gate and 1 MOS NAND gate paing CMOS loguand explain their operation.

Or
46) What are the different wece of THL wates available? Explain beir operations laking suitable example
13. (a) Designa / bit comparation uning logic gatos:

Or
(b) Implement the giver functions using PROM and PAL
$F_{1}-\operatorname{Sm} 4.0,579$,
$F_{2}=m 1,2,4,8,1011$.
14. (a) Design is synchromats counter whioh conts the sompere $0,2,6,7,75,0 \ldots$ using D EFS. Draw the lugic diagram and state diagram:

Or

(b) (i) Write shorl ates onsemicenductor memories.
(ii) Reduce the given state fable using jriplieatlon chart itabular method).

|  | $\mathrm{x}=0, \mathrm{x}=1$ | 2 |
| :---: | :---: | :---: |
| A | B T | 1 |
| B | D F | 1 |
| C | D) A | 0 |
| D | D 1 | 0 |
| E | $B \quad C$ | 1 |
| + | 1 l | 0 |

15. (3) (6) Write shot notes on races and cyeles that occur in fundamental mode circuits.
(i) What is au essentiat hiward? Explain with exampte

Or
(h) (i) Explain hov hrazard free realiation can be olitained far a Bonteran function
(ii) Discuss a method used for race free ussigmonls with example, (8)

## P 1166



Fourth Semeater

Hectroncs and Communication Engineering

E6 242 -DGITAL REECTBONCS

Time Threelwits
Maximitio 100 narks
Ancwer All queations;
PARIA $-10 \times 2=20$ marks

1. Usime 2 mimpent performthegven aubtraction $10011012-110100$.
2. USiug Boolean Algebra prowe $x+4 y=x / x$
3. Deaw a 2 nptcmos vorgate
4. Define Fannut ou Digitalc.

(5 Tesigi balf subtractor vigy $2 \omega+$ decoder:

5. Draw ha logic diagram of $\beta$ b bithgotinter.
6. What are the difementypos wraces metosu it fumdomental nodesicuis.
7. Define evele in asyrehronvassemportial circuits

$$
\text { PART B }-5516=80 \text { mank }
$$

11. (a) Fro the given functions

$$
g(u, x, 2, z)-\Sigma m(0,3,4,2,8,111213,14,15)
$$

List all prome inplicants sedtad the minmum product of som expression.
(b) For the given function
$f(a, b, c, d-2 \pi-20,6,812,15)+\Sigma d,(1,5)$

Fit the minimiston of products expression jeing Qune-Mcoluskey Method.
12. (ai Desgn - 1 \& Multolexer using Trumbissinc ghas tod explain ta operation.
(b) Drow \& 2 imput NAND gete ound bottey TRL loge and explain its operation
13. (a) (i) Designa BCD-Exces 3 ende converter and mplemend 13 using logic mates.
(iii) Design a 4 bi ripple earyaddere

0 .
(1) Deakn the given fanctions using PAL and PROM.
$F=2 m$ 角, $457,71,131$
$F_{0}-\Sigma / 4,6,6911412$
 dk flop flops.

(b) Writc short notes on:
Whemory Decoding
(8)
(ii) KAML
18
15. (a) Discuss on the different type of Hazards that occur in asynchoonous squential cricuts.
(b) Write short notes on
4) Rate frodasinnments
4)
88
(ii) Jinlse modecircuit.

