| July 18th, 2016 06:28 PM | |
| Kesari Koli | VTU 3rd Sem LD Model Question Paper Hello sir I am here as I want to get the previous year/Model Question paper of Logic Designs of 3rd Sem ECE of Visvesvaraya Technological University so will you please provide me the paper?? Hey!! As per your demand here I am providing you Question paper of Logic Designs of 3rd Sem ECE of Visvesvaraya Technological University Question paper of Logic Designs of 3rd Sem ECE of Visvesvaraya Technological University Syllabus of Logic Designs of this University: UNIT 1: Principles of combinational logic-1: Definition of combinational logic, Canonical forms, Generation of switching equations from truth tables, Karnaugh maps-3, 4 and 5 variables, Incompletely specified functions (Don’t Care terms), Simplifying Max term equations. UNIT 2: Principles of combinational Logic-2: Quine-McCluskey minimization technique- Quine-McCluskey using don’t care terms, Reduced Prime Implicant Tables, Map entered variables. UNIT 3: Analysis and design of combinational logic - I: General approach, Decoders-BCD decoders, Encoders. UNIT 4: Analysis and design of combinational logic - II: Digital multiplexers- Using multiplexers as Boolean function generators. Adders and subtractors- Cascading full adders, Look ahead carry, Binary comparators. Design methods of building blocks of combinational logics. UNIT 5: Sequential Circuits – 1: Basic Bistable Element, Latches, SR Latch, Application of SR Latch, A Switch Debouncer, The ıS ıR Latch, The gated SR Latch, The gated D Latch, The Master-Slave Flip-Flops (Pulse-Triggered Flip-Flops): The Master-Slave SR Flip-Flops, The Master-Slave JK Flip-Flop, Edge Triggered Flip-Flop: The Positive Edge-Triggered D Flip-Flop, Negative-Edge Triggered D Flip-Flop. UNIT 6: Sequential Circuits – 2: Characteristic Equations, Registers, Counters - Binary Ripple Counters, Synchronous Binary counters, Counters based on Shift Registers, Design of a Synchronous counters, Design of a Synchronous Mod-6 Counter using clocked JK Flip-Flops Design of a Synchronous Mod-6 Counter using clocked D, T, or SR Flip-Flops UNIT 7: Sequential Design - I: Introduction, Mealy and Moore Models, State Machine Notation, Synchronous Sequential Circuit Analysis and Design. UNIT 8: Sequential Design - II: Construction of state Diagrams, Counter Design. |
