#1
April 15th, 2015, 12:58 PM
| |||
| |||
ECE 3 Sem Question Bank
Hi I want the question paper of Digital Electronics of 3rd semester of ECE of Anna university so can you provide me?
|
#2
April 15th, 2015, 04:48 PM
| |||
| |||
Re: ECE 3 Sem Question Bank
Ok, as you want the question paper of Digital Electronics of 3rd semester of ECE of Anna university so here I am providing you. Anna university ECE 3rd semester Digital Electronics question paper The question paper is based on the following topics- UNIT I MINIMIZATION TECHNIQUES AND LOGIC GATES Minimization Techniques: Boolean postulates and laws – De-Morgan‟s Theorem - Principle of Duality - Boolean expression - Minimization of Boolean expressions –– Minterm – Maxterm - Sum of Products (SOP) – Product of Sums (POS) – Karnaugh map Minimization – Don‟t care conditions – Quine - Mc Cluskey method of minimization. Logic Gates: AND, OR, NOT, NAND, NOR, Exclusive–OR and Exclusive–NOR Implementations of Logic Functions using gates, NAND–NOR implementations – Multilevel gate implementations- Multi output gate implementations. TTL and CMOS Logic and their characteristics – Tristate gates UNIT II COMBINATIONAL CIRCUITS Design procedure – Half adder – Full Adder – Half subtractor – Full subtractor – Parallel binary adder, parallel binary Subtractor – Fast Adder - Carry Look Ahead adder – Serial Adder/Subtractor - BCD adder – Binary Multiplier – Binary Divider - Multiplexer/ Demultiplexer – decoder - encoder – parity checker – parity generators – code converters - Magnitude Comparator. UNIT III SEQUENTIAL CIRCUITS Latches, Flip-flops - SR, JK, D, T, and Master-Slave – Characteristic table and equation –Application table – Edge triggering – Level Triggering – Realization of one flip flop using other flip flops – serial adder/subtractor- Asynchronous Ripple or serial counter – Asynchronous Up/Down counter - Synchronous counters – Synchronous Up/Down counters – Programmable counters – Design of Synchronous counters: state diagram- State table –State minimization –State assignment - Excitation table and maps-Circuit implementation - Modulo–n counter, Registers – shift registers - Universal shift registers – Shift register counters – Ring counter – Shift counters - Sequence generators. UNIT IV MEMORY DEVICES Classification of memories – ROM - ROM organization - PROM – EPROM – EEPROM –EAPROM, RAM – RAM organization – Write operation – Read operation – Memory cycle - Timing wave forms – Memory decoding – memory expansion – Static RAM Cell- Bipolar RAM cell – MOSFET RAM cell – Dynamic RAM cell –Programmable Logic Devices – Programmable Logic Array (PLA) - Programmable Array Logic (PAL) – Field Programmable Gate Arrays (FPGA) - Implementation of combinational logic circuits using ROM, PLA, PAL UNIT V SYNCHRONOUS AND ASYNCHRONOUS SEQUENTIAL CIRCUITS Synchronous Sequential Circuits: General Model – Classification – Design – Use of Algorithmic State Machine – Analysis of Synchronous Sequential Circuits Asynchronous Sequential Circuits: Design of fundamental mode and pulse mode circuits – Incompletely specified State Machines – Problems in Asynchronous Circuits – Design of Hazard Free Switching circuits. Design of Combinational and Sequential circuits using VERILOG. Anna university ECE 3rd semester Digital Electronics question paper ![]() ![]() ![]() ![]() Contact details Anna University MIT Road,Chromepet,Chennai,Tamil Nadu 600044, Anna University, Kotturpuram, Chennai, Tamil Nadu 600025 044 6450 2506 Map location Here I am attaching a pdf file of question paper....................... |
|