#1
| |||
| |||
![]() GUJARAT TECHNOLOGICAL UNIVERSITY RTL SIMULATION AND SYNTHESIS WITH PLDs SUBJECT CODE: 3710512 ME 1st Semester Type of course: Major Elective - I Prerequisite: Digital logic design and any programming language. Rationale: NA ![]() ![]() |
![]() |
|